



# AN11801

## TEA19161 and TEA19162 controller ICs

Rev. 2.1 — 7 April 2021

Application note

### Document information

Information	Content
Keywords	TEA19161, TEA19162, PFC, burst mode operation, low-power mode, cycle-by-cycle control, $V_{cap}$ control, resonant power converter
Abstract	<p>The TEA19161T and TEA19162T are a set of controller ICs for resonant power supplies that include a PFC.</p> <p>To reach a high efficiency at all power levels, the TEA19161T(LLC) introduces a new operating mode: low-power mode. This mode operates in the power region between continuous switching (now called high-power mode) and burst mode.</p> <p>Most LLC resonant converter controllers regulate the output power by adjusting the operating frequency. The TEA19161T regulates the output power by adjusting the voltage across the primary resonant capacitor for accurate state control and a linear power control.</p> <p>External presets can define operation modes and protections. This feature provides flexibility and ease of design for optimizing controller properties to application-specific requirements.</p>



Table 1. Revision history

Rev	Date	Description
v.2.1	20210407	Updated revision
v.2	20190107	second revision
v.1	20170505	Initial revision

## 1 Introduction

The TEA1916 is a fully digital controller for high-efficiency resonant power supplies. It is a 2-chip combo, which includes the TEA19161 resonant/LLC controller and the TEA19162 PFC controller. Together with the TEA1995T dual SR controller, a complete resonant power supply can be built, which is easy to design and has a very low component count. This power supply meets the efficiency regulations of Energy Star, the Department of Energy (DoE), the Eco-design directive of the European Union, the European Code of Conduct, and other guidelines. So, an additional power supply for standby supply is not required.

This application note describes the TEA19161 and TEA19162 functions for different applications. It covers the functionality of the standard IC versions TEA19161T, TEA19162T, and the safe-restart versions TEA19161CT and TEA19162CT. Because the combination of two controllers provides extensive functionality, many topics are discussed.

This document is set up in such a way, that a chapter or paragraph of a specific topic can be read as a standalone explanation. A minimum number of cross-references to other document parts of the TEA19161T or TEA19162T data sheets is used. This document setup leads to repetition of some information within the application note and to descriptions or figures that are similar to the ones published in the data sheets. To enhance readability, only typical values are given in most cases.

The TEA19161T and TEA19162T can be considered as one PFC + HBC system controller. In this document, the one system controller is called TEA1916. Only in specific cases, the TEA19161T and TEA19162T names are used.

### 1.1 Related documents

For more information and tools, see the various other TEA1916 documents such as:

- Data sheets TEA19161T ([Ref. 1](#)), TEA19161CT ([Ref. 3](#)), TEA19162T ([Ref. 2](#)), and TEA19162CT ([Ref. 4](#))
- Excel calculation sheet (available on request)
- Online calculation tool
- Demo board user manuals

## 1.2 Related products

NXP Semiconductors products that are related to the TEA1916 ones are:

- TEA1716:  
This product provides a PFC + LLC controller in an SO24 IC package. It allows low-power consumption burst mode operation.
- TEA1713:  
This product provides a PFC + LLC controller in one SO24 IC package. It is more suitable for applications that do not have stringent requirements on burst mode operation.

Other NXP Semiconductors products for resonant power conversion are:

- TEA1795:  
Synchronous rectification controller for resonant converters with dual gate drivers in SO8.
- TEA1995:  
Synchronous rectification controller for resonant converters with dual gate drivers in an SO8 package. This product is optimized for the TEA1916 operating modes.
- TEA1708:  
X-capacitor discharge IC.

## 2 TEA1916 highlights and features

### 2.1 Resonant conversion

The market of today demands high-quality, reliable, small, lightweight, and efficient power supplies.

A resonant DC-to-DC converter produces sinusoidal currents with low switching losses. It provides the possibility of operating at higher frequencies with excellent efficiency at high power levels.

In recent years, LLC resonant converters have become more popular because of the high efficiency at medium and high output load. The latest generation of resonant controllers that support burst-mode operation have enabled good efficiency, even at low output load, a low power consumption in standby, or no-load operation.

The TEA19161 offers a next step in low-load operation. Reducing the converter power losses further and providing programmable operation behavior to make the best fit for each application.

### 2.2 Power factor correction conversion

Basic switch mode power supplies represent a non-linear impedance (load characteristic) to the mains input. The current taken from the mains supply occurs only at the highest voltage peaks and is stored in a large capacitor. The energy is taken from this capacitor in accordance with the switch-mode power supply operation characteristics.

Government regulations dictate special requirements for the load characteristics of certain applications.

Two main requirements can be distinguished:

- Mains harmonics requirements EN61000-3-2
- Power factor (real power/apparent power)

The requirements impose a more resistive characteristic of the mains load.

To fulfill these requirements, measures must be taken regarding the input circuit of the power supply. To modify the mains load characteristics, passive (typically a series coil) or active (typically a boost converter) circuits can be used.

An additional market requirement for the added mains input circuit is that it works with a good efficiency and that the cost is low.

To meet these requirements, using a boost converter in combination with a resonant converter provides the benefit of a fixed DC input voltage. The fixed input voltage ensures an easier design of the resonant converter (especially for wide mains input voltage range applications) and makes reaching a higher efficiency possible.

To implement optimal burst-mode operation and complementary protection functions, the TEA19162 provides a PFC controller that operates in close cooperation with the TEA19161.

### 2.3 TEA19161 and TEA19162 controller combination

The TEA19161T and TEA19162T form a control combo-IC. The combo-IC incorporates a half-bridge controller for a resonant LLC tank and a PFC controller. It provides high efficiency at all power levels. Together with the TEA1995T dual LLC resonant SR controller, a high performance cost-effective resonant power supply can be designed. The design can meet the efficiency requirements of Energy Star, the Department of Energy (DoE), the Eco-design Directive of the European Union, the European Code of Conduct, and other guidelines.

Generally, resonant converters show an excellent efficiency at high power levels, while at lower levels the efficiency reduces because of the relatively high magnetizing current and switching losses. To reach a high efficiency at all power level, the TEA19161T (LLC) introduces a new operating mode, low-power mode. This mode allows operation in the power region between continuous switching (now called high-power mode) and burst mode.

Most LLC resonant converter controllers regulate the output power by adjusting the operating frequency. The TEA19161T regulates the output power by adjusting the voltage across the primary resonant capacitor. The result is accurate state control and a linear power control.

Using a voltage divider, the primary resonant capacitor voltage provides accurate information about the output power to the controller. The voltage divider sets the output power levels. It determines when the system switches from the high-power mode to low-power mode and when it switches from low-power mode to burst mode.

External presets define the operating modes and protections. At start-up, the IC measures the applied resistor value on a pin and sets the mode or protection parameters accordingly. This feature provides flexibility and ease of design to optimize controller properties to application-specific requirements.

The following protections are implemented using the communication between the two controllers:

- Overcurrent protection (OCP)
- Overvoltage protection (OVP)
- Overpower protection (OPP)
- Brownin
- Brownout
- Capacitive mode regulation (CMR)
- Overtemperature protection (OTP)
- Open-loop protection (OLP)

## 2.4 Features and benefits

### 2.4.1 Distinctive features

- Complete combo functionality combining TEA19161 and TEA19162
- Integrated X-capacitor discharge without additional external components
- Universal mains supply operation (70 V (AC) to 276 V (AC))
- Integrated PFC soft start and soft stop
- Integrated high-voltage start-up
- $V_{CC}$  regulation via HV source allowing small VCC capacitor
- Fast system start-up (< 0.5 s)
- Integrated high-voltage level shifter
- Maximized range of operation on switching frequencies outside the audible area
- Integrated LLC soft start
- Power good signal
- Up to 500 kHz half-bridge switching frequency
- Ease of design because control and operation parameters can be preset

### 2.4.2 Green features

- PFC valley/zero voltage switching for minimum switching losses
- PFC frequency limitation for best efficiency at reduced switching losses
- Very high system efficiency at all load conditions
- Compliant with Energy using Product directive (EuP) lot 6
- Excellent no-load system input power (< 75 mW)
- Regulated low feedback optocoupler current, enabling low no-load power consumption
- Very low supply current during non-switching state in burst mode
- Transitions between modes and power levels adjustable with external presets
- LLC adaptive non-overlap time

### 2.4.3 Protection features

- Safe restart mode for system fault conditions
- PFC continuous-mode protection using demagnetization detection
- Accurate overvoltage protection (OVP)
- Open-loop protection (OLP)
- Internal and external IC overtemperature protection (OTP)
- Low and adjustable PFC overcurrent protection (OCP) trip level
- Adjustable brownin/brownout protection
- Supply undervoltage protection (UVP)
- Overpower protection (OPP)
- Integrated presettable overpower timeout
- Presettable latch or restart function for system fault conditions (CT-versions are safe start versions)
- Capacitive mode protection (CMP)
- Maximum low-side and high-side LLC on-time protection
- Overcurrent protection (OCP)
- Disable input

### 2.5 Typical areas of application

- High-power adapters
- Low-power adapters
- Slim notebook adapters
- Computer power supplies
- LCD television
- Office equipment
- Server supplies
- Professional lighting

### 3 Pinning

#### 3.1 TEA19161T (HBC) pin overview




Figure 1. TEA19161T pinning diagram

Table 2. TEA19161T (PFC) pins

Pin	Pin name	Functional description summary
1	SUPIC	<p>IC voltage supply input and output of the HV start-up source.</p> <p>All internal circuits are directly or indirectly (via SUPREG) supplied from this pin. The exception is the high-voltage circuit.</p> <p>The SUPIC can be connected to the SUPIC function of the TEA19162 PFC controller.</p> <p>The buffer capacitor on SUPIC can be charged or supplied in several ways:</p> <ul style="list-style-type: none"> <li>• High-voltage (HV) start-up source</li> <li>• Auxiliary winding from HBC transformer or capacitive supply from switching half-bridge node</li> <li>• External DC supply, for example a standby supply</li> </ul> <p>When the SUPIC voltage has reached the start level of 19.1 V, the IC enables operation. If supplied by the HV source, the voltage is regulated with a hysteresis of 0.7 V. When the voltage drops to below 13.2 V, the IC stops operating. A system reset is activated at 3.5 V.</p> <p>During the non-switching period in burst mode, the HV source is activated when the SUPIC voltage drops to 14 V. To avoid that the system stops during a very long period of non-switching, the HV source regulates the SUPIC voltage with a hysteresis of 0.9 V. In this way, a voltage drop on the SUPIC pin to below 14 V is avoided.</p>
2	SNSFB	<p>Sense input for HBC output regulation feedback because of current.</p> <p>Normally, the pin is connected to ground via an optocoupler. Pulling current from SNSFB regulates the feedback.</p> <p>The IC measures the regulation current. For measuring the current during engineering work, an additional 100 Ω or 1 kΩ series resistor to GND can be useful.</p> <p>To minimize power consumption, the internal source slowly regulates the SNSFB to an average low current level (optobias regulation):</p> <ul style="list-style-type: none"> <li>• HP and LP mode: 80 μA</li> <li>• Burst mode: 100 μA</li> </ul> <p>The SNSFB current and voltage levels are now independent of the output power. Changes in the required power level drive the SNSFB regulation.</p>

Table 2. TEA19161T (PFC) pins...continued

Pin	Pin name	Functional description summary
3	SNSOUT	<p>Input for indirect sensing the output voltage of the resonant converter cycle-by-cycle.</p> <p>To set the burst repetition frequency, the resistor value to GND (<math>R_{SNSOUT}</math>) is measured and stored at start-up. When <math>R_{SNSOUT} &lt; 1.5 \text{ k}\Omega</math>, start-up is disabled.</p> <p>The peak voltage is measured during each positive half cycle.</p> <p>When SNSOUT exceeds 3.5 V during 11 cycles with a minimum time of 75 <math>\mu\text{s}</math>, a latched overvoltage protection is triggered. The CT-versions are safe restart versions.</p> <p>This pin contains a small current source of 50 nA for open-pin detection that pulls the voltage to OVP in this fault condition.</p>
4	GND	Ground. Reference for GATELS driver and measurement inputs.
5	SUPREG	<p>Output of the internal voltage regulator: 11 V.</p> <p>SUPREG can provide a minimum current of 30 mA.</p> <p>The supply made with this function is used for:</p> <ul style="list-style-type: none"> <li>• GATELS</li> <li>• SUPHS with bootstrap</li> <li>• Reference voltage for optional external circuit</li> </ul> <p>SUPREG is charged along with SUPIC.</p> <p>UVP: If the voltage on the SUPREG pin drops to below 9 V, the IC stops operating.</p>
6	GATELS	Gate driver output for low-side MOSFET of the HBC.
7	n.c.	Do not connect. High-voltage spacer.
8	SUPHV	<p>High-voltage supply input for the HV start-up source. A series resistor (24 k<math>\Omega</math> typical) must be connected as part of the HV source function.</p> <p>The HV source charges the SUPIC pin to the start level of 19.1 V. It regulates the SUPIC pin with a hysteresis of 0.7 V. When the voltage on the SUPIC pin drops to below 3.5 V, the current is limited to 0.75 mA to limit the power if there is a SUPIC short circuit.</p> <p>During the non-switching period in burst mode, the HV source is activated when the SUPIC voltage drops to 14 V. To avoid that the system stops during a very long period of non-switching, the HV source regulates the voltage on the SUPIC pin with a hysteresis of 0.9 V when it exceeds 14 V.</p>
9	GATEHS	Gate driver output for high-side MOSFET of HBC.
10	SUPHS	High-side driver supply connected to an external bootstrap capacitor between HB and SUPHS. The supply is obtained using an external diode between the SUPREG and SUPHS pins.
11	HB	<p>Reference for the high-side driver GATEHS.</p> <p>HB is externally connected to a half-bridge node between the MOSFETs of HBC.</p> <p>It is an input for the internal half-bridge slope dV/dt detection circuit for adaptive non-overlap regulation and top switching in LP mode.</p>
12	n.c.	Do not connect. High-voltage spacer.
13	SNSSET	<p>Pin for settings and power good (PG) signal.</p> <p>Two resistor values are measured and stored at start-up. They provide settings for:</p> <ul style="list-style-type: none"> <li>• Transition levels HP/LP mode</li> <li>• LP/BM</li> <li>• OPP level</li> <li>• OPP timeout</li> <li>• Restart or latched protection</li> </ul> <p>After measuring the settings, the pin provides an output for a PG signal. This signal shows the status of stable operation after start-up. It provides a warning that the supply is about to shut down.</p>

Table 2. TEA19161T (PFC) pins...continued

Pin	Pin name	Functional description summary
14	SNSCUR	<p>Sense input for the momentary primary current of the HBC using a voltage across and external measurement resistor. To avoid disturbance, a series capacitor placed very close to the pin applies the voltage signal. The IC biases the DC voltage on the pin to 2.5 V.</p> <p>Internal voltage levels are:</p> <ul style="list-style-type: none"> <li>• If <math>V_{\text{SNSCUR}} - V_{\text{BIAS}} &gt; \pm 1.5 \text{ V}</math>, the gate driver is switched off to limit the power to the OCP level. After 8 OCP cycles, a latched protection is activated. The CT-version are safe restart versions.</li> <li>• <math>V_{\text{SNSCUR}} - V_{\text{BIAS}} = \pm 100 \text{ mV}</math> level for detecting the (almost) zero current level. To prevent capacitive mode switching, the driver switches off at this level.</li> <li>• <math>V_{\text{SNSCUR}} - V_{\text{BIAS}} = \pm 13 \text{ mV}</math> for detecting the current polarity. Used as parameter in the internal switching logic.</li> </ul>
15	SNSCAP	<p>Senses the voltage on the HBC capacitor for driving the correct output power.</p> <p>The SNSCAP pin is externally connected to a resistive and a capacitive divider to the voltage on the resonant capacitor.</p> <p>An internal bias circuit generates a 2.5 V DC level on SNSCAP.</p> <p>The divider scales the voltage levels on the resonant capacitor for the power level control range from 0 % to 200 % to the maximum SNSCAP voltage range of 1 V to 4 V. The scaling includes input voltage compensation.</p> <p>The scaling sets the correct levels for:</p> <ul style="list-style-type: none"> <li>• Transition level HP/LP</li> <li>• Minimum energy per cycle (ECmin)</li> <li>• OPP level</li> <li>• 200 % power level</li> </ul> <p>For each half cycle, the internal power control sets a new target SNSCAP voltage level for switching off the HBC MOSFET to reach the required power. It is based on:</p> <ul style="list-style-type: none"> <li>• SNSFB current (feedback regulation)</li> <li>• SNSBOOST voltage (input voltage compensation)</li> <li>• Mode transition control</li> <li>• Slope compensation (power reduction during start-up and protection)</li> <li>• HB symmetry regulation</li> </ul>
16	SNSBOOST	<p>This pin combines three functions. The boost voltage is sensed for:</p> <ul style="list-style-type: none"> <li>• Brownin and brownout of the HBC</li> <li>• HBC input voltage compensation. Adapting the <math>V_{\text{cap}}</math> levels to keep a constant output power level at varying input voltages.</li> <li>• Communication between the TEA19161 and TEA19162 via internal current sources.</li> </ul> <p>The SNSBOOST pin is externally connected to a resistive divided boost voltage. The resistor from SNSBOOST to GND must be 95.3 kΩ. To ensure the intended functionality, the parallel capacitor must be <math>\leq 4.7 \text{ nF}</math>.</p> <p>The pin uses three voltage levels:</p> <ul style="list-style-type: none"> <li>• Fast latch reset level: 2 V: For generating a fast latch reset in the TEA19161, the TEA19162 pulls high the pin level using a +200 μA current source.</li> <li>• At 2.3 V: The HBC starts operation because the boost voltage is high enough (brownin).</li> <li>• At 1.6 V: The HBC stops operation, because of the boost voltage is too low (brownout)</li> </ul> <p>The voltage levels on SNSBOOST are operated by:</p> <ul style="list-style-type: none"> <li>• External resistive divider of the boost voltage</li> <li>• Current sources in the TEA19162: +200 μA and -100 μA</li> <li>• Current sources in the TEA19161: +5 μA, +30 μA, and -100 μA</li> </ul>

3.2 TEA19162T (PFC) pin overview




Figure 2. TEA19162T pinning diagram

Table 3. TEA19162T (PFC) pins

Pin	Pin name	Functional description summary
1	GATEPFC	Gate driver output for PFC MOSFET.
2	GND	Ground. Reference for PFC driver and measurement points.
3	SNSCUR	<p>Current sense input for PFC</p> <p>This input is used to limit the maximum peak current in the PFC core. The current sense input is a cycle-by-cycle protection. When the SNSCUR level reaches 500 mV, the PFC MOSFET is switched off. The external sense resistor value determines the current value.</p> <p>Internally, a soft start function limits the peak current to 135 mV at the first cycle. During the soft start time, the peak current limit is gradually increased. It reaches the nominal value of 500 mV after 3.75 ms.</p> <p>For the X-capacitor discharge function there are two detection levels:</p> <ul style="list-style-type: none"> <li>• 10 mV: Maximum level of the discharge current pulse during X-capacitor discharge.</li> <li>• 50 mV: Detection level for ending the X-capacitor discharge function (mains voltage reconnected)</li> </ul>
4	SUPIC	<p>IC voltage supply input.</p> <p>Connected to the SUPIC pin (pin 1) of the TEA19161.</p> <p>For start-up, the SUPIC pin can be charged or supplied in several ways:</p> <ul style="list-style-type: none"> <li>• High-voltage (HV) start-up source in the TEA19161</li> <li>• Auxiliary winding from the HBC transformer or capacitive supply from the switching half-bridge node</li> <li>• External DC supply, for example, a standby supply</li> </ul> <p>When the SUPIC voltage reaches the start level of 13 V, the IC is activated. During system start-up, the TEA19161 pulls down the SNSBOOST pin of the TEA19162. In this way, the start of both controllers is synchronized.</p> <p>When the voltage on the SUPIC pin drops to below 9 V, the IC stops operation. A SUPIC system latch reset function is supported on the TEA19161.</p>

Table 3. TEA19162T (PFC) pins...continued

Pin	Pin name	Functional description summary
5	SNSBOOST	<p>This pin combines two functions:</p> <ul style="list-style-type: none"> <li>• It senses the boost voltage for regulation (output voltage of the PFC stage).</li> <li>• It is used for communication between the TEA19161 and TEA19162 via internal current sources.</li> </ul> <p>The SNSBOOST pin is externally connected to a resistive divided boost voltage. The resistor from SNSBOOST to GND must be 100 kΩ. To ensure the intended functionality, the parallel capacitor must be ≤ 4.7 nF.</p> <p>The SNSBOOST pin uses seven voltage levels:</p> <ul style="list-style-type: none"> <li>• Short-pin or open-pin detection: <math>V_{scp(stop)} = 0.4\text{ V}</math> and <math>V_{scp(start)} = 0.5\text{ V}</math>. This function is also used by the TEA19161 to disable the IC if a protection is triggered or before start-up.</li> <li>• Fast latch reset level: 2 V. To generate a fast latch reset in the TEA19161, the pin level is pulled high by a 200 μA internal current source of the TEA19162.</li> <li>• Regulation of the PFC output voltage in burst mode by the TEA19161. Soft start at 2.4 V and soft stop at 2.5 V.</li> <li>• Control of the burst mode by TEA19161. Soft start at 2.4 V; soft stop at 2.5 V.</li> <li>• Regulation of the PFC output voltage in normal operation: <math>V_{reg(SNSBOOST)} = 2.5\text{ V}</math></li> <li>• The pin voltage varies between 2.8 V and 3.23 V in the burst stop state of the burst mode operation of the TEA19161.</li> <li>• PFC OVP (cycle-by-cycle): <math>V_{OVP(SNSBOOST)} \geq 2.63\text{ V}</math> (after a delay of 100 μs)</li> </ul> <p>The voltage levels on the SNSBOOST pin are influenced by:</p> <ul style="list-style-type: none"> <li>• External resistive divider connected to the boost voltage</li> <li>• Current sources in the TEA19162: -210 μA; +35 nA; +100 μA</li> <li>• Current sources in the TEA19161: -6.4 μA; +30 μA; +110 μA</li> </ul>
6	SNSMAINS	<p>This pin combines two functions. The functions are alternately active in time during the same half-mains voltage cycle.</p> <p><b>Mains voltage sensing</b></p> <p>During the mains voltage sensing, the SNSMAINS pin is clamped to 0.25 V. The clamping of the SNSMAINS pin prevents that current leaks through the OTP network. There is no interference of the mains voltage measurement.</p> <p>For mains sensing, the current flowing in the SNSMAINS pin is measured. The current depends on the external resistor value (typical 20 MΩ). The mains voltage determines the amount of current. During a half-mains voltage cycle, the peak current value is determined and stored. The value is used as an input for:</p> <ul style="list-style-type: none"> <li>• The mains compensation function of the PFC regulation loop</li> <li>• The brownin and brownout functions</li> </ul> <p>The SNSMAINS current level is sensed continuously until the current level drops below 2.5 μA. Then, the external temperature measurement starts.</p> <p>At a current level of 5.75 μA, the brownin level is reached and the IC starts switching. When the current drops again to below 5 μA, the brownout level is reached and the IC switching stops. When, after brownout, the brownin level is reached again, the latched protection state is reset. If during 120 ms no positive dV/dt is detected, the X-capacitor discharge function is triggered. To reconnect the mains, the current on the SNSMAINS pin is monitored during the X-capacitor discharge mode.</p> <p><b>External NTC overtemperature protection (OTP)</b></p> <p>The OTP measurement lasts maximum 1 ms. During this time, a 200 μA current flows from the pin through the external diode and NTC to ground. The resulting voltage on the pin is measured. When the voltage on the pin &lt; 2 V at four consecutive measurement half-cycles, the OTP protection is activated.</p>
7	PFCCOMP	<p>Frequency compensation for the PFC control-loop. Externally connected filter with typical values: 150 nF // (33 kΩ + 470 nF).</p> <p>The voltage on PFCCOMP is used to generate a soft stop behavior.</p>

Table 3. TEA19162T (PFC) pins...continued

Pin	Pin name	Functional description summary
8	SNSAUX	<p>Sense input from an auxiliary winding of the PFC coil for:</p> <ul style="list-style-type: none"><li>• Demagnetization timing</li><li>• Valley detection to control the PFC switching</li></ul> <p>It is a <math>-90</math> mV level with a timeout of <math>44.5</math> <math>\mu</math>s. To prevent damage of the input during surges (for example, lightning), the auxiliary winding must be connected to the pin via an impedance (recommended is a <math>5.1</math> k<math>\Omega</math> series resistor).</p> <p>Open-pin detection is possible using an internal pull-up current source.</p>



4.2 TEA19161T




Figure 4. TEA19161T application diagram

## 5 Block diagram

### 5.1 TEA19162T




Figure 5. TEA19162T block diagram

5.2 TEA19161T




Figure 6. TEA19161T block diagram

## 6 Supply functions and start-up

### 6.1 Basic supply system overview

The TEA19161 has a high-voltage supply pin for start-up (SUPHV), a general supply (SUPIC), and an accurate regulated voltage output (SUPREG).

The SUPIC function can be used to supply the TEA19162 PFC controller IC. Start-up and protection levels are optimized to work as one system.




Figure 7. TEA1916 basic IC supply application

### 6.2 SUPHV high-voltage supply

To provide the SUPHV start-up source, the TEA19161 uses an external resistor. In this way, a high start-up current can be provided without too much power dissipation in the IC. It reduces the size of the IC die for low-cost design. Most of the power during start-up is located in the external resistor. To provide a start-up of approximately 0.5 s and generate sufficient MOSFET drive current during start-up,  $R_{SUPHV}$  is typical 24 k $\Omega$ . The value of the mains voltage influences the behavior.

To handle the power during start-up and potential fault conditions, the external resistor  $R_{SUPHV}$  must be selected. To handle the high voltage level in most applications,  $R_{SUPHV}$  can include several SMD resistors in series.

If there is a latched protection and an off-state, the SUPHV pin also provides the IC supply.

#### 6.2.1 Start-up via the SUPHV pin

Initially, the SUPHV source charges the capacitors on the SUPIC and SUPREG pins. The SUPHV pin is connected to  $V_{boost}$ . In the TEA19161, a high-voltage series switch is located between the SUPHV and SUPIC pins. From the SUPIC pin, an internal linear regulator supplies the SUPREG pin.




Figure 8. TEA19161 SUPHV, SUPIC, and SUPREG supply system

The SUPIC pin charge current is limited to 0.75 mA until the voltage on the SUPIC pin reaches 3.5 V. When the voltage on the SUPIC pin exceeds 3.5 V, the  $V_{boost}$  voltage and the external resistor  $R_{SUPHV}$  determine the charge current. However, to handle the power dissipation in the IC, the value of external resistor  $R_{SUPHV}$  must limit the current to < 20 mA.

When the SUPIC reaches the 19.1 V start-up level, it is continuously regulated to this level with a hysteresis of 0.7 V. When the voltage on the SUPIC pin drops to below  $19.1\text{ V} - 0.7\text{ V} = 18.4\text{ V}$ , the switch between the SUPHV and SUPIC pins is activated.

When start-up is completed, regulation of the voltage on the SUPIC pin is ended. When the current taken from the SNSFB pin exceeds 63  $\mu\text{A}$ , it ends the start-up operation.

During start-up, a number of other tasks are done:

- To make sure that the TEA19162 does not start operating before the complete system is ready for start-up, TEA19161 pulls low the voltage on the SNSBOOST pin.
- When the voltage on the SUPIC pin has reached the 19.1 V start-up level, the TEA19161 first reads all settings on the SNSOUT, GATELS, and SNSSET pins. When the reading of the settings is done, the voltage on the SNSBOOST pin is no longer pulled low. It is released.
- Before start-up is enabled, several signal levels are checked:
  - The bias voltage on the SNSCUR and SNSCAP pins
  - The voltage on the SNSBOOST pin must exceed 2.3 V
  - Other protection levels



### 6.2.2 SUPHV pin during burst mode operation

When the SUPIC voltage temporarily drops to a low value during burst mode, the SUPHV source can be activated. The voltage drop can happen, for example, when there is a long period of non-switching after a load step. In this situation, the supply from the auxiliary winding does not generate energy for a long time, while the IC still takes a low amount of current.

When the SUPIC voltage drops to 14 V during the non-switching period of the burst mode, the HV source is activated. The SUPHV source regulates the SUPIC voltage between 14 V and 15 V. This emergency function prevents that the system stops and restarts because of an accidental condition. It triggers the SUPIC UVP level at 13.2 V.

### 6.2.3 SUPHV during protection

SUPHV supplies SUPIC during a latched protection state or a safe restart state. It regulates SUPIC between 19.1 V and 18.4 V by switching on/off the SUPHV supply.

During this state, resistor  $R_{\text{SUPHV}}$  dissipates the power that can be calculated with the voltage drop and the average amount of current that is used by the TEA1916 ICs during that state. [Figure 92](#) shows that four 1206-type SMD resistors are used for the  $R_{\text{SUPHV}}$  function to handle the voltage and the power during protection.

Estimation of power in  $R_{\text{SUPHV}}$  during protection with example values:


- $I_{\text{prot(SUPIC)}} = 3.7 \text{ mA (TEA19161)} + 0.2 \text{ mA (TEA19162)} = 3.9 \text{ mA}$
- $V_{\text{boost}} = 380 \text{ V}$
- $V_{\text{SUPIC}} = 19 \text{ V}$
- $P_{R_{\text{SUPHV}}} = (380 \text{ V} - 19 \text{ V}) \times 3.9 \text{ mA} = 1.4 \text{ W}$

## 6.3 SUPIC supply using HBC transformer auxiliary winding

To obtain a supply voltage for the SUPIC pin during operation, an auxiliary winding on the HBC transformer can be used. As the SUPIC pin has a wide operational voltage range (13.2 V to 36 V), it is not a critical parameter.

However:

- To minimize power consumption, the voltage on the SUPIC pin must be low.
- During burst mode operation and because of the low current consumption of the supply, the repetition frequency of the burst can become very low (for example, at no output load). This behavior can cause an imbalance in the half-bridge switching, leading to a serious drop in the auxiliary supply for the SUPIC pin. To maintain the HBC load balance and avoid the extra SUPIC pin voltage drop, replace a single-side rectified auxiliary supply with a center-tapped construction. The center-tapped construction consists of two windings and two diodes.
- To use the auxiliary winding voltage for the IC supply and for HBC output voltage measurement (using SNSOUT), the auxiliary winding supply must be an accurate representation of  $V_O$ . To ensure a good coupling, place the transformer auxiliary winding physically on the secondary output side. When the transformer contains separate sections for primary and secondary winding (see [Figure 11](#) and [Figure 12](#)), this aspect is more critical than on transformers that have all windings in one section.
- When mains insulation is included in the transformer, it can affect the auxiliary winding construction. When the transformer auxiliary winding is placed on the transformer construction secondary area, triple insulated wire is required.



**Figure 11. Transformer auxiliary winding on primary side (left, not preferred) and secondary side (right)**

In a combined SUPIC and SNSOUT function using a transformer auxiliary winding, a good representation of the output voltage for SNSOUT measurement can only be obtained after addressing several issues.

The advantage of a good coupling/representation of the auxiliary winding with the output windings is that a stable auxiliary voltage is obtained for the SUPIC pin. A low voltage on the SUPIC pin can be designed more easily for the lowest power consumption.

### 6.3.1 Auxiliary winding on the HBC transformer


The HBC output causes variation on an auxiliary winding supply. At peak current loads, the regulation compensates the voltage drop across the series components in the HBC output stage (resistance and diodes). The result is a higher voltage on the windings at higher output currents, because the higher currents cause a greater voltage drop across the series components.

In burst mode operation near no load, the number of pulses in time that charge the SUPIC pin in time is limited. To prevent that the voltage drop severely, the rectifiers used in the auxiliary supply must be able to handle the high currents.

### 6.3.2 Voltage variations depending on auxiliary winding position: Primary side component

$V_{\text{SNSOUT}}$  and/or  $V_{\text{SUPIC}}$  can contain unwanted primary voltage because of less optimal position of the auxiliary winding. When the transformer contains separate sections for primary and secondary winding (see type in [Figure 11](#) and [Figure 12](#)), this aspect is more critical than on transformers that have all windings in one section. This deviation can seriously endanger the feasibility of the SNSOUT sensing function. It can also have a serious effect on the SUPIC voltage.

To avoid a primary voltage component on the auxiliary voltage, the coupling of the auxiliary winding with the primary winding must be as small as possible. Place the auxiliary winding on the secondary windings and physically as remote as possible from the primary winding. Figure 12 shows the differences in results using comparison of the secondary side position.



## 6.4 SUPIC pin supply using external voltage

When the SUPIC pin is supplied using another (standby) power supply, the SUPHV pin can be left unconnected. The SUPIC start-up level remains 19.1 V. The UVP level is 13.2 V.

## 6.5 SUPREG pin

The SUPIC pin has a wide voltage range for easy application. However, it cannot be used to supply the internal MOSFET drivers directly because the allowed gate voltage of many external MOSFETs is exceeded.

To avoid this issue and to create a few other benefits, the TEA1916 incorporates an integrated series stabilizer. The series stabilizer generates an accurate regulated voltage on the external buffer capacitor of the SUPREG pin.

The stabilized SUPREG voltage is used for:

- Supply of the internal low-side HBC driver
- Supply of the internal high-side driver using external components
- Supply for several internal circuits
- Reference voltage for optional external circuits
- Supply voltage for optional external circuits

The series stabilizer for the SUPREG pin is charged along with the SUPIC pin. To enable HBC operation, the SUPREG voltage must reach the regulation level of 11 V.

The SUPREG pin can provide a maximum total current of at least 30 mA.

It is important to realize that the SUPREG pin can only source current.

The drivers of GATELS and GATEPFC are supplied using the SUPREG pin. Depending on the operating condition, they draw current from it during operation. Depending on current load and temperature, small changes in value can be expected.

## 6.6 SUPHS pin

An external bootstrap buffer capacitor supplies the high-side driver. The bootstrap capacitor is connected between the high-side reference the HB pin and the high-side driver supply input the SUPHS pin. When HB is low, an external diode from the SUPREG pin charges this capacitor.

Selecting a suitable external diode can minimize the voltage drop between the SUPREG and SUPHS pins. Minimizing the voltage drop is important when using a MOSFET that requires a large amount of gate charge and/or when switching at high frequencies.

**Note:** The current drawn from the SUPREG pin to charge  $C_{SUPHS}$ , differs (in time and shape) from the current that the GATEPFC and GATELS drivers draw for each cycle.

### 6.6.1 Initial charging of the SUPHS pin

To charge  $C_{\text{SUPHS}}$  using the bootstrap function, the GATELS switches on the low-side MOSFET at start-up.

The current taken from the SUPHS pin consists of two parts:

- Internal MOSFET driver GATEHS
- Internal circuit to control the GATEHS pin

### 6.6.2 A lower voltage SUPHS pin

Each time the half-bridge node (HB) is switched to ground level during normal operation, the bootstrap function charges  $C_{\text{SUPHS}}$ . The voltage value between the HB and SUPHS pins is normally lower than the voltage on the SUPREG pin (or other bootstrap supply input) because of the voltage drop across the bootstrap diode.

The voltage drop across the bootstrap diode is directly related to the amount of current that is required to charge  $C_{\text{SUPHS}}$ . The resulting voltage between the SUPHS and HB pins depends also on the available charge time.

When an external MOSFET with a large gate capacitance must be switched at high frequency (high current + short time), a large voltage drop occurs.

During burst mode operation, voltages that are low or even too low can occur on the SUPHS pin. In burst mode, there are (long) periods of not switching. So, long periods during which the SUPHS pin is not charged can occur. During this time, the circuit  $C_{\text{SUPHS}}$  slowly discharges the supply voltage capacitor. When a new burst starts, the voltage on the SUPHS pin is lower than during normal operation. During the first switching cycles,  $C_{\text{SUPHS}}$  is recharged to its normal level. At low output power during burst mode, the switching frequency is normally relatively high. The high switching frequency limits fast recovery of the voltage between the SUPHS and HB pins.

Although in most applications the voltage drop is limited, it is an important issue for evaluation. The voltage drop can influence the selection of the best diode type for the bootstrap function. It can also influence the value of the SUPHS pin buffer capacitor.

When the voltage across  $C_{\text{SUPHS}}$  drops to below 7 V, the driver stops operation to prevent unreliable switching.

6.7 Capacitor values on the SUPIC, SUPREG, and SUPHS pins

Section 15 gives an example of a practical application (240 W power supply).

6.7.1 SUPIC pin

Because the TEA19161 and TEA19162 are combined, the SUPIC functions are also combined.




Figure 13. TEA1916 basic IC supply application

6.7.1.1 General

Use two types of capacitors on the SUPIC pin. An SMD ceramic type with a smaller value located close to both ICs and an electrolytic type incorporating the major part of the capacitance.

Typical values are:

- Electrolytic:  $C_{SUPIC} = 47 \mu F$
- Ceramic capacitor near pin 1 of the TEA19161:  $C_{SUPIC} = 470 \text{ nF}$
- Ceramic capacitor near pin 4 of the TEA19162:  $C_{SUPIC} = 100 \text{ nF}$

6.7.1.2 Start-up

When an HV source provides the start-up energy, the SUPIC capacitor value can be small. However, it must be sufficient to handle the start-up during the 12 ms period between the start of the HBC pin and the auxiliary winding taking over the supply of the SUPIC pin.

Example of the basic value estimation:

- $I_{SUPIC\_start\_HBC} = 25 \text{ mA}$
- $\Delta V_{SUPIC(startup)} = V_{start(SUPIC)} - V_{UVP(SUPIC)} = 19.1 \text{ V} - 13 \text{ V} = 5.9 \text{ V}$
- $\Delta t_{vaux} > 13 \text{ V} = 12 \text{ ms}$ ; 12 ms is the time it takes for  $V_{aux}$  to exceed 13 V.
- $V_{boost(nom)} = 390 \text{ V}$
- $R_{SUPHV} = 24 \text{ k}\Omega$

$$I_{SUPHV\_start\_HBC} = \frac{V_{boost(nom)} - V_{SUPIC(startup)}}{R_{SUPHV}} \quad (1)$$

Example:

$$I_{SUPHV\_start\_HBC} = \frac{390\text{ V} - 19.2\text{ V}}{24\text{ k}\Omega} = 15.45\text{ mA}$$

$$C_{SUPIC} = \left( I_{SUPC\_start\_HBC} - I_{SUPHV\_start\_HBC} \right) \times \frac{\Delta t_{v_{aux}}}{\Delta V_{SUPIC(startup)}} \quad (2)$$

Example:

$$C_{SUPIC} = (25\text{ mA} - 15.45\text{ mA}) \times \frac{12\text{ ms}}{5.9\text{ V}} = 20\text{ }\mu\text{F}$$

### 6.7.1.3 Normal operation

The main purpose of the capacitors on the SUPIC pin is to keep the current load variations (for example, gate drive currents) locally at normal operation.

### 6.7.1.4 Burst mode operation

When burst mode operation is applied, the supply construction often uses an auxiliary winding and start-up from the HV source. While in the burst mode, there is a long period during which the auxiliary winding is not able to charge  $C_{SUPIC}$ . There is no HBC switching time between two bursts. The capacitor value on SUPIC must be high enough to keep the voltage above 13.2 V to prevent activating the SUPIC undervoltage stop level.

For efficiency reasons, it must also prevent that the SUPHV source is activated at 14 V.

Example of a value estimation:

$$I_{SUPIC\_between\_2\_bursts} = 1\text{ mA} \quad (3)$$

$$\Delta V_{SUPIC\_between\_2\_bursts} = V_{aux(burst)} + V_{low(SUPIC)} = 19\text{ V} - 14\text{ V} = 5\text{ V}$$

$$\Delta t_{between\_2\_bursts} = 40\text{ ms} \quad (4)$$

$$C_{SUPIC} > I_{SUPIC\_between\_2\_bursts} \times \frac{\Delta t_{between\_2\_bursts}}{\Delta V_{SUPIC(burst)}} = 1\text{ mA} \times \frac{40\text{ ms}}{5\text{ V}} = 8\text{ }\mu\text{F}$$

### 6.7.2 Value of the capacitor for the SUPREG pin

SUPREG is the supply for the current of the HBC MOSFET drivers. Keeping current peaks local can be achieved using an SMD ceramic capacitor supported by an electrolytic capacitor. Keeping current peaks local is necessary to provide sufficient capacitance to prevent voltage drop during high current loads. To prevent significant voltage drop, the value of the capacitor on the SUPREG pin must be much higher than the (total) capacitance of the MOSFETs that must be driven. The total capacitance of the MOSFETs includes the SUPHS parallel load and capacitor bootstrap construction.

When considering the proper internal voltage regulator operation, the value of the capacitance on the SUPREG pin must be  $\geq 1 \mu\text{F}$ .

### 6.7.3 Value of the capacitor for the SUPHS pin

To support the charging of the gate of the high-side MOSFET, the value of the capacitor for the SUPHS pin must be much higher than the gate capacitance. The higher capacitance prevents that a significant voltage drop occurs on the SUPHS pin because of the gate charge. When burst mode is applied, a small leakage current during the time between two bursts discharges the SUPHS pin.

## 7 MOSFET drivers (GATELS, GATEHS, and GATEPFC)

The TEA1916 provides three outputs for driving external high-voltage power MOSFETs:

- GATEPFC for driving the PFC MOSFET (TEA19162)
- GATELS for driving the low side of the HBC MOSFET (TEA19161)
- GATEHS for driving the low side of the HBC MOSFET (TEA19161)

### 7.1 GATEPFC

To drive a high-voltage power MOSFET, the TEA19162 includes a strong output stage for PFC. The SUPIC pin supplies this output stage.

### 7.2 GATELS and GATEHS

Both TEA19161 drivers have identical driving capabilities for the gate of an external high-voltage power MOSFET. The low-side driver is referenced to the GND pin and is supplied from the SUPREG pin. The high-side driver has a floating connection to the midpoint of the external half-bridge. It is referenced to HB. The high-side driver is supplied using a capacitor on the SUPHS pin. The capacitor is supplied using an external bootstrap function of the SUPREG pin. When the low-side MOSFET is on, the bootstrap diode charges  $C_{SUPHS}$ .




Figure 14. Supply system for GATELS and GATEHS

Both HBC drivers have a strong current source capability and an extra strong current sink capability. In general HBC operation, fast switch-on of the external MOSFET is not critical, as the HB node swings automatically to the correct state after switch-off. Fast switch-off, however, is important to limit switching losses and to prevent that a delay occurs, especially at high operating frequency.

7.3 MOSFET drivers - General information

7.3.1 Switch-on

The time to switch on depends on:

- The supply voltage for the internal driver
- The characteristic of the internal driver
- Charging the gate capacitance
- The gate threshold voltage for the MOSFET that switches on
- The external circuit to the gate

7.3.2 Switch-off

The time to switch off depends on:

- The characteristic of the internal driver
- Discharging the gate capacitance
- The voltage on the gate just before discharge
- The gate threshold voltage for the MOSFET that switches off
- The external circuit to the gate

The internal driver can sink more current than it can source, because the timing for switching off the MOSFET is more critical than the time for switching it on. At higher frequencies and/or short on-time, timing becomes more critical for correct switching. Sometimes, a compromise must be made between fast switching and EMI effects. To optimize the switching behavior, a gate circuit between the driver output and the gate can be used.




Figure 15. Examples of three different gate circuits

The switching on/off of the MOSFETs with the drivers is approximated by alternating the charge and discharge of a MOSFET gate-source capacitance using a resistor ( $R_{DSon}$  of the internal driver MOSFET and connections). The resistor value for discharging the gate is lower than for charging the gate.




Figure 16. Simplified model of a MOSFET drive

### 7.4 Specification of the gate drivers

The main function of the internal MOSFET drivers is to source and sink current to switch on/switch off the external MOSFET. To show the capability of the internal driver, the amount of sink current and source current is specified.



The simplified model in Figure 16 demonstrates that the charge and discharge current values depend on the supply and gate voltage conditions. When the supply voltage is highest and the gate voltage 0 V, the source current value is highest. When the gate voltage is highest, the sink current value is highest.

Table 4. HBC and PFC driver specifications

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>GATELS and GATEHS pins</b>						
$I_{source(GATEHS)}$	source current on pin GATEHS	$V_{GATEHS} - V_{HB} = 4\text{ V}$	-	-340	-	mA
$I_{source(GATELS)}$	source current on pin GATELS	$V_{GATELS} - V_{GND} = 4\text{ V}$	-	-340	-	mA
$I_{sink(GATEHS)}$	sink current on pin GATEHS	$V_{GATEHS} - V_{HB} = 2\text{ V}$	-	580	-	mA
		$V_{GATEHS} - V_{HB} = 11\text{ V}$	-	2	-	A
$I_{sink(GATELS)}$	sink current on pin GATELS	$V_{GATELS} - V_{GND} = 2\text{ V}$	-	580	-	mA
		$V_{GATELS} - V_{GND} = 11\text{ V}$	-	2	-	A
<b>Gate driver output (GATEPFC)</b>						
$I_{source(GATEPFC)}$	source current on pin GATEPFC	$V_{GATEPFC} = 2\text{ V}; V_{SUPIC} \geq 13\text{ V}$	-	-0.6	-	A
$I_{sink(GATEPFC)}$	sink current on pin GATEPFC	$V_{GATEPFC} = 2\text{ V}; V_{SUPIC} \geq 13\text{ V}$	-	0.6	-	A
		$V_{GATEPFC} = 10\text{ V}; V_{SUPIC} \geq 13\text{ V}$	-	1.4	-	A

### 7.5 Limiting values for the high-side driver GATEHS, SUPHS, and HB

The high-side MOSFET driver for a half-bridge MOSFET stage has some specific behavior aspects. The reason is that a circuit that is supplied by a floating supply drives it. A bootstrap circuit supplies this floating voltage on the SUPHS pin. The high-side MOSFET and the driver are referenced to the HB voltage node. Regarding the circuit ground level, the HB node continuously switches between (approximately) 0 V and the input voltage ( $V_{boost}$ ).



### 7.5.1 Supply voltage for the GATEHS output driver (SUPHS pin)

An external bootstrap buffer capacitor supplies the high-side driver. The bootstrap capacitor is connected between the high-side reference (the HB pin) and the high-side driver supply input (the SUPHS pin). Each time HB is low, an external diode from the SUPREG pin charges this capacitor.

Instead of using the SUPREG pin as the power source for charging the SUPHS pin, another supply source can be used. In such a construction, it is important to check for correct start/stop sequences and to prevent that the SUPHS voltage exceeds 14 V (referenced to HB).

### 7.5.2 GATEHS switching

[Figure 19](#) shows that current is taken from SUPHS when the external high-side MOSFET is switched on. Switching on the internal high-side MOSFET, charges the gate of the external MOSFET (that can be represented as a capacitor  $C_{gs}$ ) to a high voltage ( $V_{gs}$ ). When the external MOSFET is switched off, the internal low-side MOSFET discharges  $C_{gs}$ .

The shape of the current is related to:

- The supply voltage for the internal driver ( $V_{SUPHS}$ )
- The characteristic of the internal driver
- The gate capacitance to be charged
- The gate threshold voltage for the MOSFET
- The external circuit to the gate
- External parasitics

### 7.5.3 HBC circuit behavior and the GATEHS pin

In [Figure 19](#), the behavior of GATEHS has been split into six events.




Figure 19. GATEHS current and voltage

Figure 20 and Figure 21 show the corresponding action in circuit diagrams that include the parasitic capacitance between GATEHS and ground.

- (1) During the positive HB slope, the internal lower MOSFET of GATEHS charges the parasitic capacitance.
- (2) During the switch-on of the high-side HBC MOSFET, the charge current flows from the SUPHS pin to the gate of the high-side HBC MOSFET through the internal upper MOSFET of GATEHS.
- (3) During the switch-off of the high-side HBC MOSFET, the discharge current flows from the gate of the high-side HBC MOSFET to the HB pin through the internal lower MOSFET of GATEHS.
- (4) During the negative HB slope, the conducting internal lower MOSFET of GATEHS discharges the parasitic capacitance.
- (A) At the end of the positive HB slope, the voltage on HB exceeds  $V_{boost}$ . The body diode of the high-side MOSFET clamps the voltage.
- (B) At the end of the negative HB slope, the voltage on the HB pin becomes negative. The body diode of the low-side MOSFET clamps the voltage to the ground level.




Figure 20. Current in GATEHS




Figure 21. Voltage on GATEHS and HB

**7.5.4 Limiting values SUPHS and HB**

The HB node and the SUPHS node are closely related because the internal high-voltage circuit is supplied with the voltage between these nodes. The voltage restrictions on the SUPHS pin are related to the limits for the voltage on the HB pin.

The values for HB can be derived from the voltage limits specified for the SUPHS pin using the practical voltage between both nodes:  $V_{SUPHS}$  to  $V_{HB}$ .

**Table 5. Limiting values defined for  $V_{SUPHS}$ ,  $V_{HB}$ , and  $V_{GATEHS}$**

Symbol	Parameter	Conditions	Min	Max	Unit
<b>Voltages</b>					
$V_{SUPHS}$	voltage on pin SUPHS		$V_{HB}$	$V_{HB} + 14$	V
$V_{HB}$	voltage on pin HB	maximum during mains surge; not repetitive	-3	+700	V
		$t < 1 \mu s$	-14	-	V
$V_{GATEHS}$	voltage on pin GATEHS		$V_{HB} - 0.4$	$V_{SUPHS} + 0.4$	V

**7.5.5 GATEHS limits**

**7.5.5.1 GATEHS voltage**

The GATEHS voltage remains approximately within the voltage between the SUPHS and HB pins. In situation 1 (see [Figure 20](#)), the voltage on the GATEHS pin can become a little lower than the voltage on the HB pin, because of the conducting body diode. And at GATEHS switch-off, the voltage can become lower because of a ringing effect (see [Section 7.6](#) and [Table 5](#)).

**7.5.5.2 GATEHS current**

**Measurement setup**

The behavior of the current in the GATEHS of a certain application can be checked. Because charging/discharging the parasitic capacitance causes the GATEHS current during the HB slopes, do not increase the parasitic capacitance too much at measurement setup.

Do not connect a voltage probe because it adds a relatively large capacitance (for example, on GATEHS).

A current probe is suitable for measurement because it only adds a small amount of extra capacitance to the application circuit. Because of the small amount of extra capacitance added by a current probe, the measurement results show higher currents than in the original circuit.

The extra current can be measured by (temporarily) adding a second current probe. The additional current caused by one probe can be found by measuring the difference in current values between one probe connected and two probes connected. Subtracting this probe-related current from the measurement result can provide more accurate values.

### Current values

The SUPHS internal driver itself drives the currents in situations 2 and 3.

Another source causes the currents in situations 1 and 4. These currents must not become excessive. In situation 4, the GATEHS conducts to HB via the internal lower MOSFET of GATEHS. The peak current value may become similar to the discharge current without a problem. In situation 1, the GATEHS does not actively conduct, but the current flows through the body diode of the internal lower MOSFET of GATEHS. Normally, the peak current level in situation 1 is much lower than the discharge current of the same lower MOSFET in situation 3.

The expected value as a rule of thumb:

$$I_{peak\_in\_1} \approx -0.25 \times I_{peak\_in\_3} \quad (5)$$

At switch-off after situation 3, some parasitic ringing may occur. To check this condition for the gate drivers in general, see [Section 7.6](#).

## 7.6 Gate driver switch off and limiting values

Parasitic inductance in the IC-to-MOSFET connections leads to a ringing effect after switch-off. A negative voltage and current occur in the gate driver pin. When designing the PCB layout, avoid long tracks. To prevent switching problems and stay within specification of the IC function, the resulting behavior must be checked.

The limiting voltage values in the TEA19161T data sheet ([Ref. 1](#)) only provide a safe minimum DC level of  $-0.4$  V. However, if the level is not very high and the duration is short, the internal driver circuit can handle some extra reverse current.

### 7.6.1 Determining if switch-off reverse current is still safe



When a voltage measurement on the gate pin shows that the level is below  $-0.4$  V, the current in the pin can be checked. In this way, how much energy the IC gate drive circuit contains can be seen. Because of several parasitic elements in the gate drive circuit (application) and the IC, a voltage measurement is often not conclusive.

The gate current must be checked using a DC current probe and an oscilloscope. Make sure that adding the current probe measurement does not (significantly) change the behavior of the circuit.

When all three conditions below are met, the reverse current is still safe:

- The reverse current does not exceed  $-300$  mA (peak)
- The duration of pulses is shorter than  $500$  ns during each event
- The repetition rate of the events is lower than  $200$  kHz

This rule is valid for the GATELS and GATEHS pins (TEA1916) and for the GATEPFC pin (TEA19162).



## 8 TEA19162 PFC functions

### 8.1 Mains voltage sensing and OTP (SNSMAINS pin)

The SNSMAINS pin combines two functions:

- The mains voltage sensing
- The sensing of an external NTC for detecting an OTP

The functions are alternatingly active in time. Each function is active during a half-mains voltage cycle.




Figure 24. Mains voltage sensing and OTP (SNSMAINS pin)




Figure 25. Mains voltage sensing and OTP sensing alternating in time (SNSMAINS pin)

### 8.2 Mains voltage sensing (SNSMAINS pin)

A resistor of typically 20 MΩ connects one pole of the mains to the SNSMAINS pin. It allows the mains voltage measurement by sensing the current flowing into the SNSMAINS pin. During the mains measurement, an internal source clamps the SNSMAINS pin to 250 mV.

The mains current is tracked continuously. When the peak level is detected, the measured value is stored internally. The peak value is updated every half-mains measurement cycle (so, effectively every second half-mains cycle).

When the current value drops to below 2.5 μA, the OTP measurement is activated. The mains current measurement is not active until the next half-mains half measurement cycle.

The measured current level is used for the brownout/brownin detection. The peak current level is used for the mains compensation in the PFC control loop.

The mains information is also used for starting and stopping the X-capacitor discharge and the latch reset functions.

### 8.3 Brownin and brownout (SNSMAINS pin)

At the SNSMAINS current level of 5.75 μA, the PFC brownin level is detected and the PFC switching is started. At the 5 μA current level, the brownout is detected and PFC stops switching.

When the current level drops to below the 5 μA UVP level during operation, an internal timer of 50 ms is started. The current level must remain below 5 μA for 50 ms before the UVP protection (brownout) is triggered.

This 50 ms time filter is intended to prevent false triggering or accidental switch on-off-on sequences.

- $V_{mains(peak)} = 1.41 \times V_{mains(rms)}$
- $V_{SNSMAINS} = 0.25 \text{ V}$
- $I_{bi} = 5.75 \mu\text{A}$
- $I_{bo} = 5 \mu\text{A}$

Requirement example:  $V_{bi(rms)} = 82 \text{ V}$

$$R_{SNSMAINS} = \frac{V_{mains(peak)} - V_{SNSMAINS}}{I_{bi}} = \frac{(1.41 \times 82 \text{ V} - 0.25 \text{ V})}{5.75 \mu\text{A}} = 20 \text{ M}\Omega \tag{6}$$

$$V_{bo(rms)} = \frac{1}{1.41} \times (0.25 \text{ V} + I_{bo} \times R_{SNSMAINS})$$

$$= \frac{1}{1.41} \times (0.25 \text{ V} + 5 \mu\text{A} \times 20 \text{ M}\Omega) = 71 \text{ V}$$

### 8.4 NTC measurement for external OTP (SNSMAINS pin)

During the external OTP sensing period, the activated internal current source causes a 200  $\mu\text{A}$  flow out of the SNSMAINS pin, through the external diode, and NTC to ground. The resulting voltage on pin is measured. When the voltage on the pin is below 2 V for four consecutive measurement cycles, the OTP protection is activated.

Figure 26 shows a typical application circuit.

The protection value of the NTC can be calculated with Equation 7:

$$R_{NTC} = \frac{V_{det(SNSMAINS)} - V_{Fd}}{I_o(SNSMAINS)} - R_{series} = \frac{2 \text{ V} - 0.6 \text{ V}}{200 \mu\text{A}} - 3.3 \text{ k}\Omega = 3.8 \text{ k}\Omega \tag{7}$$

With the required temperature level and the calculated NTC value, a suitable device can be selected. To optimize the protection function with the selected NTC type, the value of resistor  $R_{series}$  can be modified.




Figure 26. Typical external OTP function implementation on SNSMAINS with NTC

### 8.5 PFC operation

The PFC operates in quasi-resonant (QR) or discontinuous conduction mode (DCM) using valley detection to reduce the switch-on losses. The maximum switching frequency of the PFC is limited to 134 kHz. This limitation reduces switching losses because of valley skipping. The reduction of switching losses is mainly near the zero voltage crossings of the mains voltage. It is very effective at low mains input voltages and medium/low output load conditions.

The PFC is designed as a boost converter with a fixed output voltage. An advantage of a fixed boost converter is that the HBC can be designed to a high input voltage, making the HBC design easier. Another advantage of the fixed boost converter is the option to use a smaller boost capacitor value or to have a significant longer hold-up time.

In the TEA1916 system, the PFC is always active. When the mains voltage is present, the PFC is switched on first. After the boost capacitor is charged to approximately 90 % ( $V_{SNSBOOST} = 2.3 V$ ) of its normal value, the HBC is switched on.

For improved efficiency at low output loads, the system can be operated in burst mode. Based on the output power and the voltage on the SNSBOOST pin, the HBC controller controls the PFC operation by stopping and starting the PFC during burst mode.

### 8.6 PFC output power and peak current

The PFC of the TEA19162 is time controlled. So, measuring the mains phase angle is not required. To obtain a good power factor (PF) and mains harmonics reduction (MHR), the on-time is kept constant during the half sine wave for a given mains voltage and load condition.

When the on-time is constant, the PFC input peak current level follows the shape of the mains voltage.

The highest peak current is an essential parameter for the PFC coil design. This current occurs at the lowest input voltage and maximum power.

The maximum peak current  $I_{p(max)}$  for a PFC operating in critical conduction mode can be calculated with [Equation 8](#).

$$I_{p(max)} = \frac{2\sqrt{2} \times P_{i(max)}}{V_{min}(AC)} = \frac{2\sqrt{2} \times \frac{P_{o(nameplate)}}{\eta}}{V_{min}(AC)} \tag{8}$$

Example:

- Efficiency ( $\eta$ ) = 0.9
- $P_{o(nameplate)} = 250 W$
- $V_{min(AC)} = 90 V$

$$I_{p(max)} = \frac{2\sqrt{2} \times P_{i(max)}}{V_{min}(AC)} = \frac{2\sqrt{2} \times \frac{P_{o(nameplate)}}{\eta}}{V_{min}(AC)} = \frac{2\sqrt{2} \times \frac{250 W}{0.9}}{90 V} = 8.73 A$$

$$I_{p(max)} + 10 \% = 9.60 A$$

The TEA1916 PFC operates in quasi-resonant (QR) mode with valley detection, providing good efficiency. Valley detection requires additional ringing time within every switching cycle. This ringing time adds short periods of no power transfer to the output capacitor. The system must compensate these periods using a higher peak current. A

rule of thumb is that the peak current in QR mode is maximum 10 % higher than the calculated peak current in critical conduction mode.

### 8.7 PFC output voltage regulation (SNSBOOST pin)

A resistive divider between the PFC output voltage, the SNSBOOST pin, and GND sets the boost output voltage value. When in regulation, the voltage on the SNSBOOST pin is kept at 2.5 V.




Figure 27. PFC output regulation using the SNSBOOST pin

To support correct functioning for communication and burst mode operation, the resistor between the SNSBOOST and the GND pins must be 100 kΩ. The TEA19161 and TEA19162 share the SNSBOOST pin. [Section 8.19](#) discusses the shared functions. [Section 13](#) provides important PCB layout design information.

The value of the resistors between the PFC output voltage and the SNSBOOST pin can be calculated with [Equation 9](#):

$$R_{boost} = R_{boost} (1) + R_{boost} (2) \tag{9}$$

$$R_{boost} = R_{meas}(SNSBOOST) \times \frac{V_{boost} - V_{reg}(SNSBOOST)}{V_{reg}(SNSBOOST)}$$

Typical system values are:

- $R_{meas}(SNSBOOST) = 100 \text{ k}\Omega$
- $V_{reg}(SNSBOOST) = 2.5 \text{ V}$

For example, To obtain a nominal PFC output voltage of  $V_{boost} = 390 \text{ V}$ ,  $R_{boost}$  must be 15.6 MΩ.

### 8.8 PFC gate driver (GATEPFC pin)

The circuit that drives the gate of the power MOSFET has a high-current sourcing capability ( $I_{source}(GATEPFC)$ ) of 0.6 A. It also has a high-current sink capability ( $I_{sink}(GATEPFC)$ ) of 1.4 A. To ensure efficient operation, the source and sink capabilities enable fast switch-on and switch-off of the external power MOSFET. To ensure a drive voltage of 11 V, the driver is supplied from the SUPIC pin via an internal voltage regulator.

Do not use active components like transistors to enhance switching behavior. They introduce the risk of bad switching behavior in special conditions.

## 8.9 PFC on-time control

The PFC operates under on-time control. The PFC MOSFET on-time is determined by:

- The error amplifier and the loop compensation using the voltage on the PFCCOMP pin. At 3.5 V, the on-time is reduced to zero. At 1.93 V, the on-time is at the maximum.
- Mains compensation using the voltage on the SNSMAINS pin.

In the TEA19162, the on-time is related to the voltage on the PFCCOMP and SNSMAINS pins. The relationship can be calculated with [Equation 10](#):

$$t_{on} (\mu s) = 460 \times \frac{3.5 V - V_{PFCCOMP} (V)}{(I_{SNSMAINS} (\mu A))^2} \quad (10)$$

## 8.10 PFC soft start and soft stop (SNSCUR and PFCCOM pins)

The PFC controller features a soft start function. The function slowly increases the primary peak current during start-up. The soft stop function slowly decreases the PFC peak current before operation is halted. These functions prevent audible noise of the PFC components (mainly the PFC coil) at start-up and during burst mode operation.

The soft start is included in the SNSCUR function (see [Section 8.17](#)) and the soft stop is included in the PFCCOMP function (see [Section 8.11.4](#)).

## 8.11 PFCCOMP in the PFC voltage control loop

### 8.11.1 SNSBOOST error amplifier

The PFC output voltage is set and controlled using the SNSBOOST pin. The internal error amplifier senses the voltage on the SNSBOOST pin using a reference voltage of 2.5 V.

The amplifier converts the input error voltage to its output with a transconductance ( $g_m = 75 \mu A/V$ ). The regulation level is 2.5 V. When the voltage on the SNSBOOST pin exceeds 2.6 V, the transconductance of the error amplifier is increased. The increase allows that the voltage on the SNSBOOST pin is corrected to the regulation level faster. [Figure 27](#) shows the amplifier characteristic.




Figure 28. SNSBOOST-PFCCOMP amplifier characteristic

8.11.2 PFCCOMP voltage

The transconductance amplifier output is available at the PFCCOMP pin. It can be used to add an external loop compensation network. The current from the error amplifier results in a voltage on the PFCCOMP pin. The PFCCOMP voltage and the voltage on the SNSMAINS pin determine the PFC switch-on time.




Figure 29. Basic PFC control loop with PFCCOMP

8.11.3 PFCCOMP network

To stabilize the PFC control loop, a compensation network, typically consisting of one resistor and two capacitors at the PFCCOMP pin, is used.

The transfer function has a pole at 0 Hz, a zero at  $R_{comp}/C_{comp2}$ , and a pole again at  $C_{comp1}/C_{comp2}$ . Set the zero frequency to 10 Hz while the next pole frequency is at 40 Hz. The zero point and pole frequencies of the compensation network can be calculated with Equation 11 and Equation 12.

$$f_{zero} = \frac{1}{2\pi \times R_{comp} \times C_{comp2}} \tag{11}$$

$$f_{pole} = \frac{C_{comp1} + C_{comp2}}{2\pi \times R_{comp} \times C_{comp2} \times C_{comp1}} \tag{12}$$

A trade-off between the power factor performance and the transient behavior must be made. A lower regulation bandwidth leads to a better power factor but poorer transient behavior. A higher regulation bandwidth leads to a better transient response but a poorer power factor.

8.11.4 Soft stop

The PFCCOMP function also includes a soft-stop mode. When the PFC switching has stopped, the soft-stop mode is used. This function is important to reduce audible noise of the intermitting PFC operation during burst mode operation.

During soft stop, an additional internal circuit sets the PFCCOMP voltage. The output voltage of the SNSBOOST transconductance amplifier is disconnected. To reduce the PFC on-time, an internal current source of 30  $\mu$ A charges the PFCCOMP network to a higher voltage. When the PFCCOMP voltage has reached 3.5 V, the soft stop ends (zero on-time).




Figure 30. Soft stop function on PFCCOMP


8.12 Mains compensation in the PFC voltage control loop

The PFC transfer function, from which the PFC on-time can be derived, is inversely proportional to the squared mains input voltage (see Figure 29).

$$K(V_{mains}) = \frac{A}{V_{mains}^2} \tag{13}$$

In a typical application, the result is a low bandwidth for low mains input voltages. At high mains input voltages, the MHR requirements can be hard to meet.

To compensate for the mains input voltage influence, the TEA19162 contains a correction circuit. The peak mains voltage is measured at the SNSMAINS pin. It is used for the internal compensation. Figure 31 shows the relationship between the SNSMAINS voltage, the PFCCOMP voltage and the on-time according to Equation 10 in Section 8.9.



### 8.13 PFC demagnetization sensing (SNSAUX pin)

The voltage on the SNSAUX pin is used to detect transformer demagnetization. During the secondary stroke, the transformer is magnetized and current flows to the boost output. During this time, the SNSAUX voltage is lower than -90 mV and the PFC MOSFET remains switched off.

When the transformer is demagnetized and the current stops flowing to the boost output, the SNSAUX voltage exceeds -90 mV and valley detection is started. The MOSFET remains off until a valley is detected.

To ensure that switching continues under all circumstances, the MOSFET is forced to switch on if the magnetization of the transformer is not detected within 44.5 µs after the GATEPFC pin goes LOW.

8.14 PFC valley sensing (SNSAUX pin)

If the voltage at the MOSFET drain is at its minimum (valley switching), the PFC MOSFET is switched on for the next stroke. This action reduces switching losses and EMI (see [Figure 32](#)).

The valley sensing on the SNSAUX pin detects the valleys. It measures the voltage on the auxiliary winding of the PFC coil. This signal is a scaled and inverted copy of the MOSFET drain voltage. When a valley of the drain voltage (= top of the SNSAUX voltage) is detected, the MOSFET is switched on for the next cycle.

If no valley is detected within 44.5 μs after demagnetization, the MOSFET is forced to switch on.




Figure 32. PFC demagnetization and valley detection

### 8.15 PFC auxiliary sensing circuit

Adding a 5.1 kΩ series resistor to the SNSAUX pin protects the internal IC circuit against excessive voltage, for example, during lightning surges. To prevent disturbances causing incorrect switching, place this resistor close to the IC.

Maintain valley detection even at low ringing amplitudes. Set the voltage on the SNSAUX pin as high as possible, while taking into account its absolute maximum rating of ±25 V.

The maximum number of turns of the auxiliary winding on the PFC coil can be calculated with [Equation 15](#).

The boost output voltage at the overvoltage protection (OVP) determines the maximum voltage across the PFC primary winding. It can be calculated with [Equation 14](#).

Both calculations are made with example values:

- $V_{boost} \text{ (nominal)} = 394 \text{ V}$
- Numbers of turns of PFC coil design = 52

$$V_{L(max)} = \frac{V_{ovp(SNSBOOST)}}{V_{reg(SNSBOOST)}} \times V_{boost} = \frac{2.63 \text{ V (typical)}}{2.5 \text{ V (typical)}} \times 394 \text{ V} = 415 \text{ V} \tag{14}$$

$$V_{aux(max)} = \frac{V_{aux(PFC)}}{V_{L(max)}} \times N_p = \frac{25 \text{ V}}{415 \text{ V}} \times 52 = 3.13 \rightarrow 3 \text{ turns} \tag{15}$$

When a PFC coil with a higher number of auxiliary turns is used, place a resistor voltage divider between the auxiliary winding and the SNSAUX pin. To prevent a delay of the valley detection combined with parasitic capacitances, the total resistive value of the divider must not be too high. To judge if the delay is short or acceptable, compare the original PFC MOSFET drain voltage shape with the signal on the SNSAUX pin.

### 8.16 PFC frequency and off-time limiting

For the PFC coil value design and electromagnetic interference (EMI) and to minimize switching losses, the switching frequency is limited to 134 kHz. If the frequency for QR operation exceeds 134 kHz, the system switches to DCM operation. When the drain-source voltage is at a minimum (valley switching) at one of the next valleys, the PFC MOSFET is switched on. This feature is called valley skipping.

To ensure good switching control of the PFC MOSFET under all circumstances, the minimum off-time is limited at 1.55 μs.

8.17 PFC overcurrent regulation, OCR-PFC, and soft start (SNSCUR pin)




Figure 33. SNSCUR senses the PFC MOSFET current

The maximum PFC peak current is limited cycle-by-cycle by sensing the voltage across an external sense resistor in series with the source of the PFC MOSFET. The voltage is measured via the SNSCUR pin of the TEA19162. It is limited to 0.5 V. When the voltage on the SNSCUR pin reaches 0.5 V, the MOSFET is switched off.

For design purposes, include a margin of approximately 100 mV for the value of the measurement resistor. In this way, practical deviations are compensated.

Example:

$$R_{sense(PFC)} = \frac{V_{ocr(SNSCUR)} - 100 \text{ mV}}{I_{p(max)}} = \frac{500 \text{ mV} - 100 \text{ mV}}{8.73 \text{ A}_p} = 46 \text{ m}\Omega \tag{16}$$

Because of the discharging of the MOSFET drain capacitance, a voltage peak appears on the SNSCUR pin when the PFC MOSFET is switched on during a switching cycle. The 300 ns leading-edge blanking time ensures that the overcurrent sensing function does not react to this transitory peak.

To minimize audible noise at start-up or restart, a soft-start function is included in the SNSCUR pin. The OCR level is modified for this soft-start function, starting with 135 mV. This level is gradually increased to the regular 500 mV within 3.75 ms. The PFC on-time increases accordingly.




Figure 34. Soft start SNSCUR pin

### 8.18 Active X-capacitor discharge

The TEA19162T provides an active X-capacitor discharge function with a special PFC MOSFET operation mode.

To suppress electromagnetic interference in most applications, a filter is required on the mains input. In addition to an inductance, EMI filters typically include one or more X-capacitors connected between the mains input terminals.

The active X-capacitor discharge function reduces the voltage between the device mains terminals to a safe value within a certain time period after the device is disconnected from the mains. In some regulatory regimes, this reduction is mandatory. If the voltage is not reduced, contacting the terminals of the plug can cause an electrical shock.

In most applications, resistors between the mains connections provide the discharge function. This resistive path always takes some power from the mains during operation. In the TEA1916 concept, these resistors are not required. To limit circuit current consumption during operation, the TEA19162 only activates the discharge function when required. It improves the no-load and low-load power consumption performance.

The SNSMAINS mains sensing function monitors the input voltage every cycle. When mains disconnection is detected, a special operation mode for the PFC MOSFET discharges the X-capacitors and the output capacitor of the bridge rectifier.




Figure 35. X-capacitor discharge with a PFC MOSFET discharge mode

### 8.18.1 Start active X-capacitor discharge

After the mains voltage is disconnected, the active X-capacitor discharge function is activated.

When the mains input voltage (and so also the measured current into the SNSMAINS pin) increases during the mains measurement, the system assumes the presence of a mains voltage. When the mains voltage does not increase (no positive  $dV/dt$ ) for a minimum period of 120 ms, the X-capacitor discharge function is activated. The minimum period of 120 ms is measured starting from the time when mains peak is reached.

When the active X-capacitor discharge function is activated, the X-capacitor is discharged in a special operating mode of an external PFC MOSFET (see [Figure 35](#) and [Figure 36](#)).

### 8.18.2 X-capacitor discharge via a PFC MOSFET operation

During the PFC MOSFET operation for discharging the X-capacitor, several internal functions are used:

- SNSMAINS to detect when the mains voltage is interrupted or switched on again
- SNSCUR to measure the discharge current during each cycle
- GATEPFC to charge and discharge the gate of the external PFC MOSFET and to measure the resulting voltage on the GATEPFC pin

To avoid that the PFC output (boost) capacitor is charged, the X-capacitor discharge is not done continuously but in small discharge pulses. The external PFC MOSFET is slowly turned on until a small current is detected via a sense resistor. A slow increase of the voltage on the GATEPFC pin is achieved using an internal 26  $\mu\text{A}$  current source that slowly charges the gate-source capacitance of the external MOSFET.

When 10 mV is measured on the SNSCUR pin, the internal current source of 26  $\mu\text{A}$  is disabled and another internal current source of  $-26 \mu\text{A}$  is activated. As a result, the gate-source capacitance of the external MOSFET is discharged and the MOSFET is slowly turned off.

After the off-time discharge period ( $t_{off(dch)}$ ), that can vary between 1.88 ms and 6.4 ms, the external MOSFET capacitance charge and discharge cycle is repeated. The duration of the charge and discharge pulses depends on the external MOSFET type used (different gate-source capacitance). For typical external MOSFETs, the pulse duration is shorter than 2 ms. So, the pulse period ( $t_{rep(pulse)}$ ) is typically 4 ms (see [Figure 36](#)).

When the voltage on the GATEPFC pin exceeds 10 V, while the voltage on SNSCUR pin is still below 10 mV, a full discharge of the X-capacitor is assumed. The X-capacitor discharge operation is terminated. Unless the mains is reconnected or the system stops, the X-capacitor discharge function is activated again after 118 ms.




Figure 36. X-capacitor discharge operation

### 8.18.3 X-capacitor discharge calculations

The X-capacitors on the mains input circuit and the filter capacitors on the output of the mains rectifier are discharged. The total capacitance must be taken into account for calculation.

$$C_{total} = C_{xcap1} + C_{xcap2} + C_{filter1} + C_{filter2} \tag{17}$$

$$= 470 \text{ nF} + 470 \text{ nF} + 1000 \text{ nF} + 470 \text{ nF} = 2410 \text{ nF}$$

The time it takes to discharge  $C_{total}$  must be calculated starting from the worst case maximum mains voltage  $V_{mains(max)}$  to the voltage level that is considered safe  $V_{mains(safe)}$ .

- $V_{mains(safe)} = 138 \text{ V}$
- $V_{mains(max)} = 373 \text{ V}$

There is a time delay between the moment that the mains disconnection is detected and the moment that the X-capacitor discharge starts.

- $t_{d(dch)xcap} = 118 \text{ ms}$

The average discharge current can be estimated as given in [Section 8.18.3.1](#).

- $I_{dch(AV)} = 1.43 \text{ mA}$

The time to discharge can be calculated as given in [Section 8.18.3.1](#)

$$\begin{aligned} \Delta t_{dch} &= t_{dch(xcap)} + \frac{C_{total} \times (V_{mains(max)} - V_{mains(safe)})}{I_{dch(AV)}} \\ &= 118 \text{ ms} + \frac{2410 \text{ nF} \times (373 \text{ V} - 138 \text{ V})}{143 \text{ mA}} = 516 \text{ ms} \end{aligned} \quad (18)$$

### 8.18.3.1 Estimation of average discharge current

The peak current during discharge can be calculated with the charge stop level on the SNSCUR pin and the value of the SNSCUR sense resistor.

$$I_{dch(peak)} = \frac{V_{stop(ch)SNSCUR}}{R_m} = \frac{10 \text{ mV}}{40 \text{ m}\Omega} = 250 \text{ mA} \quad (19)$$

The properties of the PFC MOSFET must be used to determine the duration of one discharge pulse. Here MOSFET example characteristics are used:

- Gate capacitance:  $C_{iss} = 1750 \text{ pF}$
- Gate threshold for conducting:  $V_{th} = 4.0 \text{ V}$
- Gate voltage for reaching  $I_{dch(peak)}$ :  $V_{peak} = 4.5 \text{ V}$   
This voltage is often not accurately specified. So, a best estimation must be used. The estimation value can be checked in the application.

With these values, a MOSFET constant for conduction can be defined.

$$K_{Idch-Vgs} = \frac{I_{dch(peak)}}{(V_{peak} - V_{th})^2} = \frac{250 \text{ mA}}{(4.5 \text{ V} - 4 \text{ V})^2} = 1 \text{ A/V}^2 \quad (20)$$

The time for charging and discharging the MOSFET gate is the same:

$$I_{ch(GATEPFC)} = I_{dch(GATEPFC)} = 26 \text{ }\mu\text{A}.$$

$$t_{Vth} = \frac{C_{iss} \times V_{th}}{I_{ch(GATEPFC)}} = \frac{1750 \text{ pF} \times 4 \text{ V}}{26 \text{ }\mu\text{A}} = 269 \text{ }\mu\text{s} \quad (21)$$

$$t_{Vpeak} = \frac{C_{iss} \times V_{peak}}{I_{ch(GATEPFC)}} = \frac{1750 \text{ pF} \times 4 \text{ V}}{26 \text{ }\mu\text{A}} = 303 \text{ }\mu\text{s}$$

The average current during one pulse can be calculated with [Equation 22](#):

$$\begin{aligned} I_{pulse(AV)} &= \frac{1}{3} \times \left( \frac{V_{peak}}{t_{Vpeak}} \right)^2 \times (t_{Vpeak} - t_{Vth})^2 \times K_{Idch-Vgs} \\ &= \frac{1}{3} \times \left( \frac{4.5 \text{ V}}{303 \text{ }\mu\text{s}} \right)^2 \times (303 \text{ }\mu\text{s} - 269 \text{ }\mu\text{s})^2 \times 1 \text{ A/V}^2 = 83.3 \text{ mA} \end{aligned} \quad (22)$$

The average current during the complete discharge period includes the off-time.

- $t_{rep(pulse)} = 4 \text{ ms}$


$$\begin{aligned} t_{dch(AV)} &= \frac{I_{pulse(AV)} \times 2 \times (t_{Vpeak} - t_{Vth})}{t_{rep(pulse)}} \\ &= \frac{83.3 \text{ mA} \times 2 \times (303 \text{ }\mu\text{s} - 269 \text{ }\mu\text{s})}{4 \text{ ms}} = 142 \text{ mA} \end{aligned} \quad (23)$$

### 8.18.4 Reconnecting the mains voltage while discharging

A positive  $dV/dt$  on the SNSMAINS pin detects the reconnected mains. If the mains is reconnected while the GATEPFC pin discharges the X-capacitor, the current through the external MOSFET rapidly increases to exceed 10 mV. When the voltage on SNSCUR exceeds 50 mV, the X-capacitor discharge function is terminated. At the same time, the internal driver for an external MOSFET is brought from the high-impedance mode to a normal operation mode. So, the external MOSFET is turned off like it is during normal operation.

### 8.18.5 Disabling X-capacitor discharge function

The X-capacitor discharge function can be disabled by adding a DC offset that exceeds 10 mV on the SNSCUR pin. Adding a DC offset can be done using a resistor connected to the SUPREG pin (see [Figure 36](#)). This small offset has a minor effect on the regular current sensing during operation and soft start.



## 8.19 PFC burst mode

Based on the output power and the feedback level of the HBC converter, the HBC controller decides when the PFC enters the burst mode. Based on the SNSBOOST voltage level and the power requirement on the output, the HBC controller decides when the PFC starts switching and stops switching.

To provide the correct communication levels, the resistor from the SNSBOOST pin to GND must be 100 k $\Omega$ . In parallel, a noise suppression capacitor can be applied. The value of this capacitor must not affect the dynamic behavior too much. A few nanofarads are recommended.

### 8.19.1 PFC start and stop

#### 8.19.1.1 Stop PFC

An internal current source of 6.4  $\mu\text{A}$  in the TEA19161 HBC controller controls the PFC burst mode operation. When the current source is active, it lifts the voltage on the SNSBOOST pin and the PFC controller stops switching. Because the resistor on SNSBOOST is 100 k $\Omega$ , the voltage increases by  $100\text{ k}\Omega \times 6.4\ \mu\text{A} = 640\text{ mV}$ . Initially, the level increases from 2.5 V (normal regulation level) to 3.1 V. In burst mode, the voltage levels on the SNSBOOST pin slightly deviate because of the dynamic behavior.

#### 8.19.1.2 Start PFC


While the PFC is not switching, the PFC output voltage decreases. The voltage on the SNSBOOST pin also decreases. When the SNSBOOST voltage decreases 100 mV, the HBC controller switches off the internal current source. So, the voltage on the SNSBOOST pin drops to below 2.8 V and PFC starts switching again.

#### 8.19.1.3 Stop PFC (burst mode)


During the PFC switching in burst mode, the PFC output voltage increases again. When the SNSBOOST voltage reaches 2.37 V, the HBC controller switches on the current source to pull up the voltage on the SNSBOOST pin. The PFC stops switching. To minimize audible noise, the PFC starts and stops using a soft-start and soft-stop procedure.

### 8.19.2 SNSBOOST levels

- **3.25 V**  
Overvoltage protection level in burst mode after the burst switching has ended with a soft stop.
- **2.8 V to 3.25 V**  
The voltage range in PFC burst mode when HBC current source is active. The PFC does not switch and the PFC output voltage and the HBC current source set the voltage on the SNSBOOST pin.
- **2.8 V**  
Start PFC switching in burst mode. The HBC controller disables the current source to start PFC burst mode switching with a soft start.
- **2.63 V**  
PFC overvoltage protection. When the SNSBOOST reaches the OVP level during operation (PFC switching), the switching is stopped. The OVP function has a delay of 100  $\mu$ s for general purposes and to prevent interference in burst mode during the transition from switching to not switching.
- **2.5 V**  
Regulation level of the internal error amplifier during PFC operation.
- **2.37 V**  
PFC stops switching in burst mode. The HBC controller enables the internal current source to stop PFC switching with a soft stop.
- **2.0 V**  
Latched protection reset level.
- **0.4 V**  
PFC open-loop protection.



a. Block diagram



b. Timing diagram

Figure 38. PFC burst mode control using the SNSBOOST pin




Figure 39. Internal block diagram SNSBOOST function

## 9 TEA19161 HBC functions

### 9.1 HBC start and SNSBOOST UVP

To ensure proper working of the HBC, the TEA19161T starts operating when the input voltage is higher than approximately 90 % of the nominal boost voltage ( $V_{\text{SNSBOOST(nom)}} = 2.3 \text{ V}$ ). For the TEA19161T to start operating, the SUPIC start level must also be reached and the initial procedures completed.


The voltage on the SNSBOOST pin is sensed continuously. When the voltage on the SNSBOOST pin drops to below 1.6 V and the low-side MOSFET is on, HBC switching is stopped. When the SNSBOOST voltage exceeds the start level of 2.3 V, the HBC starts/restarts.


### 9.2 Power regulation using $V_{\text{cap}}$ control

The TEA19161 uses the voltage across the resonant capacitor ( $V_{\text{SNSCAP}}$ ) to control the output power.  $V_{\text{SNSCAP}}$  has a linear relationship with the output power. The voltage changes on the resonant capacitor are a result of the primary current that drives the power conversion.

The power can be controlled by switching off the gate drive at a certain  $V_{\text{SNSCAP}}$ . The adaptive non-overlap function drives the gate drive switch-on.

For higher power or lower power, the system feedback drives the  $V_{\text{SNSCAP}}$  levels.





**9.2.1 Sensing  $V_{SNSCAP}$  with resistive and capacitive divider**

A resistive and capacitive divider on the SNSCAP pin senses the voltage on the resonant capacitor. In parallel, a resistive divider provides DC information. The shape of the signal must not be distorted.

**9.2.2 Scaling the  $V_{SNSCAP}$  range to the SNSCAP pin**

The values of the divider must scale the voltage range for the output power to the available 3 V range on the SNSCAP pin. Because the SNSCAP pin is internally biased to 2.5 V, the minimum voltage on the pin is 1 V. The maximum voltage on the SNSCAP pin is 4 V.

The range used during normal operation is much smaller because  $V_{cap}$  control uses input voltage compensation and a power range of 200 %.

At nominal input voltage ( $V_{SNSBOOST} = 2.5$  V) and nominal (100 %) output power,  $V_{hs}(SNSCAP) = 3$  V and  $V_{ls}(SNSCAP) = 2$  V.

$$V_{hs}(SNSCAP) = 2.5 + \left( \frac{16 \text{ V}}{V_{SNSBOOST}} \times 0.0075 \text{ V} \times P_{out(\%)} \right) \tag{24}$$

$$V_{ls}(SNSCAP) = 2.5 - \left( \frac{16 \text{ V}}{V_{SNSBOOST}} \times 0.0075 \text{ V} \times P_{out(\%)} \right) \tag{25}$$




Figure 42. V<sub>cap</sub> control: V<sub>hs</sub>(SNSCAP) and V<sub>ls</sub>(SNSCAP) levels on V<sub>SNsCAP</sub>

The converter regulation of the SNSFB pin corrects any deviations in the regulation chain. The actual V<sub>hs</sub>(SNSCAP) and V<sub>ls</sub>(SNSCAP) levels can therefore deviate from the ideal values that are used for the nominal design.

These levels are valid for the HP mode. Below a preset power level, the LP mode is entered and the levels are recalculated to fit the correct V<sub>hs</sub>(SNSCAP) and V<sub>ls</sub>(SNSCAP) LP levels for operation.

9.2.3 Calculation of the SNSCAP divider value:  $C_{SNSCAP(low)}$  and  $C_{SNSCAP(high)}$




Figure 43.  $V_{SNSCAP}$  power control and SNSCAP sensing

The SNSCAP divider scales the voltage range on  $C_r$  down to the voltage range of the TEA19161. The capacitors provide the divider and the resistors contribute to the DC information to the SNSCAP pin.

The voltage on  $C_r$  depends on the output power and can be calculated with [Equation 26](#).

$$C_{Cr(ideal)} = \frac{P_{out}}{V_{boost} \times C_r \times f_{HB}} \tag{26}$$

Because of a time delay between detecting a target power level and really switching polarity for the next half cycle, the voltage on  $C_r$  is slightly higher than in the basic calculation (see [Section 10.7](#)). When assuming the system is switching near the transition of DCM-CCM, the difference can be calculated with the primary magnetization current.

$$\Delta V_{Cr(d)} = \frac{I_{mag(peak)} \times \Delta t_d}{C_r} \tag{27}$$

For estimating the SNSCAP divider, a certain power level must be calculated with the voltage caused by the delay.

$$\Delta V_{Cr} = \Delta V_{Cr(ideal)} - \Delta V_{Cr(d)} \tag{28}$$

$\Delta V_{Cr}$  must match with the correct  $\Delta V_{SNSCAP}$ .

For a 100 % power level at a nominal  $V_{SNSBOOST}$  value (2.5 V), the voltage on the SNSCAP pin can be calculated with the equations in [Section 9.2.2](#).

$$\Delta V_{SNSCAP} = 2 \times \frac{167 \text{ V}}{2.5 \text{ V}} \times 0.0075 \times 100 = 0.96 \text{ V} \quad (29)$$

The SNSCAP divider must match the 100 % power  $V_{Cr}$  with  $V_{SNSCAP} = 0.96 \text{ V}$ .

Example for  $V_{Cr}$ :

$$\Delta V_{Cr} = \Delta V_{Cr(ideal)} - \Delta V_{Cr(d)} = \frac{240 \text{ W}}{390 \text{ V} \times 47 \text{ nF} \times 70 \text{ Hz}} - \frac{13 \text{ A} \times 450 \text{ ns}}{47 \text{ nF}} = 185 \text{ V} \quad (30)$$

According to this ratio,  $C_{SNSCAP(low)}$  must be higher than the  $C_{SNSCAP(high)}$ .

$$\begin{aligned} C_{SNSCAP(low)} &= \frac{\Delta V_{Cr} - \Delta V_{SNSCAP}}{\Delta V_{SNSCAP}} \times C_{SNSCAP(high)} \\ &= \frac{185 \text{ V} - 0.96 \text{ V}}{0.96 \text{ V}} \times C_{SNSCAP(high)} = 192 \times C_{SNSCAP(high)} \end{aligned} \quad (31)$$

### 9.2.4 Practical restrictions for SNSCAP divider

For the SNSCAP to function correctly, there are a few practical restrictions for designing the SNSCAP divider.

- Because the internal SNSCAP 2.5 V bias source can only source current, the divider must not cause the voltage on SNSCAP to exceed the DC-level of 2.5 V. The resistive divider ( $R_{SNSCAP(low)}$  and  $R_{SNSCAP(high)}$ ) part must ensure that the DC-level is not exceeded.
- For the bias source of SNSCAP to operate correctly, the resistor value of the  $R_{SNSCAP(low)}$  between the SNSCAP and GND pins must be higher than 15 k $\Omega$ .
- During operation, the resistive part of the divider causes constant losses. It also causes constant losses during burst mode operation. To limit power losses, the total impedance must be high, for example,  $R_{SNSCAP(low)} + R_{SNSCAP(high)} = 5 \text{ M}\Omega$ .

After implementing the estimated values, check the result to the OPP reference level in the real application. The power level for triggering OPP must be correct. If it is not, the divider values must be corrected to achieve a good result.

When the SNSCAP divider is correct, the mode transition levels can be modified with specific settings as shown in [Section 9.3](#).

### 9.2.5 SNSFB regulation

In the TEA19161, a special circuit is used to have a low current flowing in the feedback circuit continuously. The continuous low current helps to reach a very low power consumption of the converter at no-load or low-load conditions.


During LP and HP mode, an internal bias regulation slowly regulates the average current level in the SNSFB pin at 80  $\mu\text{A}$ . During burst mode, the current varies but remains close to the burst start level of 100  $\mu\text{A}$ .

The voltage on the SNSFB pin or the current in the pin does not directly show the power level of the converter. A method to monitor the regulation is to measure the current in the SNSFB pin by adding a measurement resistor for engineering purposes.

The voltage across the measurement resistor shows the regulation at transients or when changes occur. When running at a constant power level, the current in the SNSFB pin is always 80  $\mu\text{A}$  in LP and HP mode. Because BM operation is based on periods of

switching and not switching, there are transients continuously. So, the SNSFBF current varies according to the output regulation with a burst start level at 100  $\mu\text{A}$  in BM.

Figure 41, Figure 47, and Figure 48 show examples of behavior of the current in the SNSFBF pin.



### 9.3 Operation modes

To reach a high efficiency at all power levels, the TEA19161 introduces a new operating mode: Low-Power (LP) mode. This mode operates in the power region between continuous High-Power (HP) mode switching and Burst Mode (BM) operation.

The LP mode itself has two power control modes, energy-per-cycle control and repetition frequency control. In total, the normal output power range is split into four operation modes.

- HP-mode (traditional continuous switching)
- LP-mode with energy-per-cycle control
- LP-mode with repetition frequency control
- Burst mode

To optimize the modes for application requirements, several parameters can be preset. Figure 45 shows an overview of the modes and the modifications that can be made using presets.




Figure 45. Operation modes and levels that can be modified with presets (in red)

### 9.3.1 High-Power (HP) mode

The HP-mode operates in continuous HBC switching with a 50 % duty cycle, which is similar to the traditional LLC operation via frequency control. The TEA1916, however, obtains the result by  $V_{SNSCAP}$  control driving for voltage levels on the resonant capacitor instead of switching by time/frequency.

In all operation modes, the  $V_{SNSCAP}$  level determines when the gate drive is switched off. When the correct  $V_{SNSCAP}$  level for the required output power is reached, the gate drive is switched off.

The adaptive non-overlap function based on the HB end-of-slope detection switches on the gate drive.

### 9.3.2 Low-Power (LP) mode

The low-power mode is a kind of burst mode at high repetition frequency. In this mode, the energy in each pulse is kept relatively high to provide a better conversion efficiency. During the not-switching period, the losses are low. To avoid audible noise, the repetition frequency of the complete LP cycle is higher than 23 kHz. The transition from HP-mode to LP-mode can be set at a certain power level with presets. To define the lower power part in the LP mode and the EC that it uses in BM, a minimum energy-per-cycle (ECmin) can be set. When using an ECmin, the efficiency over the complete power range can be kept at a high level. A higher ECmin provides a higher efficiency in the low-power range. Consequently, the output ripple voltage becomes higher.

9.3.2.1 LP-mode switching

Each LP switching cycle consists of one conversion cycle and a period of no switching. To optimize transitions between switching and waiting, four extra events are added. These extra stages of the LP sequence minimize the losses in the converter transition from energy conversion to a period of waiting.

LP sequence:

1. First half of energy conversion
2. Second half of energy conversion
3. Energy dump preparation (also generates output power)
4. Energy dump
5. Waiting period
6. Energy restore




Figure 46. Low-Power (LP) mode switching

**The energy conversion state**

This stage is like normal conversion switching. The power level is in accordance with the required level in EC control or on ECmin during LP-RF control.

**Energy dump preparation**

The controller holds the energy in the primary resonant capacitor at a level that leads to a minimum primary current flowing after switch-off. In this way, losses during the waiting stage are minimized.

This stage is very similar to the first half of the normal energy conversion state (GATELS on). However, the switch-off level is different. It is earlier than normal and leads to minor CCM switching on the output current. It is an important difference.

### Energy dump

The energy dump and the energy dump preparation cause the primary capacitor to hold energy at a level where a minimum primary current flows after switch off. The minimum current minimizes losses during the waiting stage. The energy dump consists of a short on-time for GATEHS.

### Waiting period

The waiting period is the period of no switching where energy losses are minimal. This period reduces the average magnetization losses because there are no losses during the waiting period.

To minimize switching losses at the end of a waiting period, the restore stage starts when the voltage on the HB node is at the maximum level (top switching). The duration of the waiting period depends on the resonance behavior of the LLC. The minimum time of a waiting period is 1 resonance cycle. The duration can increase during the repetition frequency mode of LP, which leads to a waiting period of several resonance cycles.

### Restore

To start the energy conversion after a waiting period, the resonant capacitor must be charged again to the correct  $V_{SNSCAP}$  level. The charging is done using a shorter GATEHS switch-on/off action. Top switching on the GATEHS shows hard switching of the HB.

### Hard switching in LP

Two switching events include hard switching:

- The start of the restore using top switching
- The end of the dump preparation because of output CCM switching

Top switching causes the TEA1916 to optimize the switching for the start restore state. To prevent extra losses or voltage overshoot, CCM switching requires some application attention on the secondary switch (diode or SR).

#### 9.3.2.2 LP-mode with energy-per-cycle control

In the higher output power region of the LP mode, the energy control mechanism changes the power level via the amplitude of the 3 current pulses to the output.

#### 9.3.2.3 LP mode with repetition frequency control

In the lower power part of the LP mode, modifying the duration of the waiting time controls the average energy. The energy in each LP cycle is according to the preset  $EC_{min}$ . A longer waiting time reduces the output power. This time can only be changed in discrete steps of 1 resonance cycle, because to achieve best efficiency, the top switching must be ensured. At some power levels, the discrete number of LP cycles leads to constantly varying waiting times between two adjacent numbers of resonance cycles. For example, 2 and 3 resonance cycles, or 4 and 5 resonance cycles.

9.3.3 Burst mode operation

In burst mode, each burst consists of a series of LP cycles. The burst mode is a period of LP switching. Each LP cycle contains energy. The presets of the ECmin determine the level of this energy in burst mode (ECmin). The wait time of the LP cycle is now fixed as in the transition from RF/LP mode to burst mode.

Presetting of the resistor value on the SNSOUT pin fixes the repetition frequency or time for the bursts. The preset values are 200 Hz, 400 Hz, 800 Hz, or 1600 Hz (see [Table 6](#) and [Table 7](#)).

To control the average output power, the number of LP cycles in a burst mode is variable. An internal algorithm that targets the fixed repetition frequency for a burst determines the required number of LP cycles in the burst mode.




Figure 47. The burst mode system consists of LP switching and BM hold time




Figure 48. Regulating the number of LP cycles in a burst to adapt to a new output load for the same  $T_{burst}$

9.3.4 Mode presetting




Figure 49. Mode presetting with the values of SNSSET R2 and  $R_{SNSOUT}$

Table 6. Presetting for HP to LP transition and BM to LP transition

	Burst repetition frequency <sup>[1]</sup>	200 Hz	400 Hz	800 Hz	1600 Hz
	R <sub>SNSOUT</sub>	22 kΩ	15 kΩ	10 kΩ	6.8 kΩ
R2 (kΩ)	HP to LP transition (% of nominal power) <sup>[2]</sup>	BM to LP transition (% of nominal power) <sup>[3]</sup>			
1	25	9	9	9	9
6.8	25	12	12	12	12
15	37.5	9	9	9	10
27	37.5	12	12	12	13
47	50	9	10	11	12
82	50	12	13	15	17
180	62.5	9	10	12	14
open	62.5	12	15	17.5	20

[1] Resistor R<sub>SNSOUT</sub> can set the burst repetition frequency: 4 values.

[2] HP to LP transition can be set by the R2 value on the SNSSET pin: 4 values.

[3] ECmin level or BM level can be set by the R2 value on SNSSET: 2 values depending on the value of R<sub>SNSOUT</sub>.

Table 7. Presetting for HP to LP transition and ECmin

	Burst repetition frequency <sup>[1]</sup>	200 Hz	400 Hz	800 Hz	1600 Hz
	R <sub>SNSOUT</sub>	22 kΩ	15 kΩ	10 kΩ	6.8 kΩ
R2 (kΩ)	HP to LP transition (% of nominal power) <sup>[2]</sup>	ECmin (% of nominal power) <sup>[3]</sup>			
1	25	5	5	5	5
6.8	25	9	9	9	9
15	37.5	5	5	5	6
27	37.5	9	9	9	11
47	50	5	6	7	9
82	50	9	10	14	17
180	62.5	5	7	9	11
open	62.5	9	14	18	23

[1] Resistor R<sub>SNSOUT</sub> can set the burst repetition frequency: 4 values.

[2] HP to LP transition can be set by the R2 value on the SNSSET pin: 4 values.

[3] ECmin level or BM level can be set by the R2 value on SNSSET: 2 values depending on the value of R<sub>SNSOUT</sub>.

The values in [Table 6](#) and [Table 7](#) include the additional shift due to a fixed internal time delay (150 ns) and a typical application delay (300 ns). With an external resistor and capacitor, these transition levels can be modified to a new table of values.

### 9.3.5 Mode transitions

#### 9.3.5.1 HP to LP transition

The value of resistor R2 on the SNSSET pin presets the HP to LP transition. 25 %, 37.5 %, 50 %, or 62.5 % of the nominal converter power can be chosen.

At the HP to LP transition point, the energy-per-cycle in LP-mode is compensated (more energy) for the same average power level in HP-mode. The compensation provides a smooth regulation transition between the modes.

#### 9.3.5.2 LP to EC/RF transition


In the LP-mode two submodes are used:

- LP-mode with energy-per-cycle control
- LP-mode with repetition frequency control

The transition between both submodes can be influenced by presetting the minimum energy per cycle (EC<sub>min</sub>). A combination of the resistor R2 value on the SNSSET pin and the resistor value on the SNSOUT pin sets the EC<sub>min</sub>. It is expressed in a percentage of the nominal output power.

Extra:

If the presetting is made for EC<sub>min</sub> = 9 % in a 200 W converter, the transition between the two LP modes is an output power of approximately  $200 \text{ W} \times 9 / 100 = 18 \text{ W}$ .



9.3.6 LP to BM transition

The choice for ECmin also slightly influences at which power level LP mode switches over to BM operation. At a low ECmin, the LP to BM transition is at a lower output power level.

To enter BM, the LP repetition frequency reaches 23 kHz. To make sure that with some tolerance the repetition rate in LP remains above 20 kHz, 23 kHz is the typical value for this parameter.

The output power level at which the LP to BM transition takes place (reaching 23 kHz) also depends on other system timings, like the resonance frequency and the HBC operating frequency.

9.3.7 Capacitive mode prevention using the SNSCUR pin

The primary current is measured accurately, cycle-by-cycle, for the internal switching logic. Two comparators of 100 mV above and below the 2.5 V bias voltage detect when the primary current is approaching capacitive mode operation. When this level is reached before  $V_{SNSCAP}$  control switches off the gate, the capacitive mode prevention forces a switch-off. This switch-off prevents capacitive mode switching.




Figure 51. Capacitive mode protection/prevention

9.3.7.1 Practical application of CMR switching

Normally, design choices can prevent capacitive mode switching. But for some applications, performance parameters like system efficiency, can only be met if switching near capacitive mode is allowed when the input voltage  $V_{boost}$  decreases. The CMR function in the TEA19161 supports operation near capacitive mode by keeping the switching inductive at the border of the capacitive mode region. When the CMR is active, the output power is limited. The result is often a decrease of the voltage on the output.

9.3.7.2 Measuring the voltage on the SNSCUR pin

The voltage on the SNSCUR pin is difficult to measure because attaching a probe seriously disturbs operation. An internal bias source puts the input signal on a 2.5 V DC voltage level. A 2.2 nF capacitor connects the AC voltage that represents the resonant current signal to this pin. The AC voltage part can best be checked on the measurement resistor  $R_m$ .




Figure 52. Typical current sensing circuit for SNSCUR

9.3.7.3 Example of CMR switching in a test condition

To observe the switching behavior during CMR, the input voltage of the HBC,  $V_{boost}$  is supplied by a DC source of a very low operating voltage of approximately 260 V ( $V_{boost(nom)} = 390$  V). In this way, the converter cannot deliver more than nominal output power. When a higher peak load occurs, the system starts running in CMR.

The CMR GATEHS or GATELS switch-off moment is close to the zero current level. The result is a small asymmetry and a deviation from the 50 % duty cycle target. Because the system regulates switching to a 50 % duty cycle operation, it gradually changes the switching timing to achieve it, causing the CMR timings to change over time.

Figure 52 shows a steady state CMR switching when +100 mV is detected and when -100 mV is detected.




Figure 53. Example of running in CMR during a test condition when  $V_{boost}$  is very low

To set the CMR to the best level in an application, the value of resistor  $R_m$  can be modified. The value of  $R_m$  also determines the OCP level. Normally, both levels are not very critical. A good value can be chosen. If a conflict remains, the option shown in [Section 14.2.8](#) can be considered.

## 10 Presetting TEA1916 functionality and power good

Before the system starts operation, it reads the external settings. Several internal settings can be defined with specific values for resistors at GATELS, SNSSET, and SNSOUT. These settings cannot be changed during operation. They are refreshed at each start or restart. The resistors are:

- GATELS resistor  $R_{GATELS}$
- SNSSET resistor R1
- SNSSET resistor R2
- SNSOUT resistor  $R_{SNSOUT}$




Figure 54. Presetting TEA1916 using values of four resistors

10.1 Setting the soft start power level (R<sub>GATELS</sub>)

To limit the power in each cycle at start-up, the VSNSCAP control switching levels are given an offset.

During start-up, the slope compensation makes a sweep of 12 ms. The maximum start-up time is 12 ms. However, under normal conditions the start-up time is much shorter.


The amount of compensation that is used at start-up can be optimized with the value of resistor R<sub>GATELS</sub>. The range of values for resistor R<sub>GATELS</sub> is:  
 $100\text{ k}\Omega \leq R_{GATELS} \leq 300\text{ k}\Omega$

Any value within this range can be applied. The value is sampled in 255 steps accuracy which approaches an analog setting. At 100 kΩ, the amount of energy in the first cycle is smallest and at 300 kΩ it is highest.

This optimization function depends strongly on the application converter properties and behavior. So, when the behavior of the primary current and the output voltage increase is monitored, experimenting must determine the value. A typical value is 180 kΩ.

During the start-up slope, functions that are also active during normal operation can influence the behavior.

- SNSBOOST pin: compensation for lower input voltage
- Symmetry regulation to keep the duty cycle close to 50 %
- SNSFB: start regulation when the nominal output voltage is reached



## 10.2 Protection mode and OPP setting (SNSSET resistor R1)

Table 8. Protection mode and OPP setting (SNSSET resistor R1)

SNSSET R1	Power limit	Start OPP timer	Start OPP timer at start-up	OPP time to protection	Protection mode	End of power good timer
< 10 kΩ	no start-up					
46.4 kΩ	200 %	no OPP (only 200 % power limit)				
53.6 kΩ	200 %	175 %	170 %	200 ms	1 s restart	190 ms
61.9 kΩ	200 %	175 %	170 %	50 ms	1 s restart	45 ms
71.5 kΩ	150 %	125 %	120 %	200 ms	1 s restart	190 ms
82.5 kΩ	150 %	125 %	120 %	50 ms	1 s restart	45 ms
95.3 kΩ	200 %	175 %	170 %	200 ms	latched	190 ms
110 kΩ	200 %	175 %	170 %	50 ms	latched	45 ms
127 kΩ	150 %	125 %	120 %	200 ms	latched	190 ms
147 kΩ	150 %	125 %	120 %	50 ms	latched	45 ms

The SNSSET resistor R1 settings consist of two major categories:

- Safe restart protection mode
- Latched protection mode (also available in the CT-versions)

Each category has four basic subcategories:

- OPP just above nominal power with 50 ms timer
- OPP just above nominal power with 200 ms timer
- OPP at a high power level with 50 ms timer
- OPP at a high power level with 200 ms timer


In addition to the main categories there are two special modes:

- No OPP function and power limited at 200 %
- Start-up disabled

To ensure that the OPP level is in accordance with the chosen setting, the external capacitive/resistive divider on SNSCAP pin must be designed and optimized. The chosen setting can be a 125 % or a 175 % power level. The OPP level must be used as the main reference for the SNSCAP divider design.

When the  $V_{\text{SNSCAP}} (V_{\text{hs(SNSCAP)}} - V_{\text{ls(SNSCAP)}})$  exceeds the  $V_{\text{opp(SNSCAP)}}$  voltage difference, an internal counter is started. When this counter exceeds the chosen value of 50 ms or 200 ms, the system enters a latched/safe restart protection as defined by the external settings.

The voltage difference between  $V_{\text{hs(SNSCAP)}}$  and  $V_{\text{ls(SNSCAP)}}$  is also limited to the preset maximum power level of 150 % or 200 %. If the output load of the LLC converter exceeds the maximum power level, the output voltage decreases because the power delivered by the LLC converter is limited.



### 10.3 Power good (PG) function

For housekeeping the total system, a power good signal can be used to communicate a basic message to the application that is supplied by the power supply.

- Power delivery is stable after start-up; power supply is OK
- Power delivery (soon) goes down; power supply is (soon) not OK

The TEA1916 supports the PG function by making the SNSSET output pin high or low, depending on the state of the power supply. The SNSSET pin is also used for settings during a short moment at start-up.

The SNSSET output is made active high after the settings are measured. This condition shows that the output is not yet OK because the output is at start-up.


To show that the output is OK, the SNSSET output is pulled low when the system enters the operating state.

To provide a warning that the power delivery soon stops, the SNSSET output becomes active high when:

- The voltage on the SNSBOOST pin drops to below 1.7 V
- The OPP timer is 5 ms or 10 ms before its end value

When the system enters another protection mode (OVP, OCP, UVP, or OTP), the SNSSET pin is also pulled low. However, switching is stopped immediately.

Figure 57 shows a typical PG circuit. A pull-up circuit on primary and secondary side, connected using an optocoupler, provides the PG signal to the application that is supplied by the power supply.



### 10.4 SNSSET R2: Power level for HP/LP transition

Presetting the HP/LP transition is done with the value of resistor R2 on SNSSET. The possible options are: 25 %, 37.5 %, 50 %, and 62.5 % of the nominal converter power.

At the HP/LP transition point, the energy-per-cycle in LP mode is compensated (higher) for the same average power level in HP mode. It provides a smooth regulation transition between the modes.

Table 9. Power level settings HP/LP transition

SNSSET R2	HP/LP transition level
1 kΩ	25 %
6.8 kΩ	25 %
15 kΩ	37.5 %
27 kΩ	37.5 %
47 kΩ	50 %
82 kΩ	50 %
180 kΩ	62.5 %
open	62.5 %

Two resistor values give the same transition level. The difference between the values is that they set a different minimum energy-per-cycle level for the LP mode (see [Section 10.7](#)).

The values in [Table 9](#) include the additional shift due to a fixed internal time delay (150 ns) and a typical application delay (300 ns). These transition levels can be modified to a new table of values using an external resistor and capacitor.

## 10.5 Capacitor value for the SNSSET pin

To measure the values for resistors R1 and R2 on the SNSSET pin, a capacitor is used in series with resistor R2. For reliable measurement, the value of this capacitor must be according to [Table 10](#).

Table 10. SNSSET capacitor ( $C_{\text{SNSSET}}$  (nF)) value versus resistor values

	1	6.8	15	27.0	47	82.0	180	open	R2 (k $\Omega$ )
46.4	33	33	33	33	33	22	12		
53.6	33	33	33	33	33	22	12		
61.9	33	33	33	33	33	22	12		
71.5	33	33	33	33	22	22	12		
82.5	33	33	33	22	22	22	12		
95.3	33	33	22	22	22	12	12		
110	22	22	22	22	22	12	12		
127	22	22	22	22	12	12	12		
147	22	22	22	12	12	12	12		
<b>R1 (k<math>\Omega</math>)</b>									

## 10.6 $R_{\text{SNSOUT}}$ : Burst repetition frequency

The fixed burst repetition frequency can be set with the resistor value on the SNSOUT pin.

A lower repetition frequency reduces the risk of audible noise. However, it gives a higher output voltage ripple in burst mode. Determining the best resistor value on the SNSOUT pin, depends on the requirements for the power supply.

Table 11. Burst repetition frequency settings

$R_{\text{SNSOUT}}$	Burst repetition frequency
22 k $\Omega$	200 Hz
15 k $\Omega$	400 Hz
10 k $\Omega$	800 Hz
6.8 k $\Omega$	1600 Hz
< 1.5 k $\Omega$	start-up disabled

The minimum energy-per-cycle ( $EC_{\text{min}}$ ) also influences the burst mode operation sequences. For each burst repetition frequency, there is a choice for two  $EC_{\text{min}}$  values that can be set with resistor R2 of the SNSSET pin.

The SNSOUT pin also includes a disable function. When the pin is actively pulled to GND, start-up of the HBC is disabled ( $R_{\text{SNSOUT}} < 1.5\text{k}\Omega$ ).

### 10.7 Burst mode transition level: SNSSET R2 and R<sub>SNSOUT</sub>

For each burst repetition frequency (R<sub>SNSOUT</sub> value) and HP-to-LP transition level, one of two BM-to-LP transition levels can be selected. These BM-to-LP transition levels can be set with resistor R2 of the SNSSET pin. [Table 12](#) shows the possible combinations.

**Table 12. HP-to-LP transition, BM-to-LP transition, and burst repetition frequency presets**

	Burst repetition frequency <sup>[1]</sup>	200 Hz	400 Hz	800 Hz	1600 Hz
	R <sub>SNSOUT</sub>	22 kΩ	15 kΩ	10 kΩ	6.8 kΩ
<b>SNSSET R2</b>	HP → LP (% of nominal power) <sup>[2]</sup>	BM → LP (% of nominal power) <sup>[3]</sup>			
1 kΩ	25	9	9	9	9
6.8 kΩ	25	12	12	12	12
15 kΩ	37.5	9	9	9	10
27 kΩ	37.5	12	12	12	13
47 kΩ	50	9	10	11	12
82 kΩ	50	12	13	15	17
180 kΩ	62.5	9	10	12	14
open	62.5	12	15	17.5	20

[1] Burst repetition frequency can be set with resistor R<sub>SNSOUT</sub>: 4 values.

[2] HP-to-LP transition can be set with resistor R2 on the SNSSET pin: 4 values.

[3] BM-to-LP transition can be set with resistor R2 on the SNSSET pin and with R<sub>SNSOUT</sub>.

The values in [Table 12](#) include the additional shift due to a fixed internal time delay (150 ns) and a typical application delay (300 ns). These transition levels can be modified to a new table of values using an external resistor and capacitor.

#### 10.7.1 Time delay V<sub>SNSCAP</sub>-to-HB transition

The mode transition levels are the expected levels in an application. When the SNSCAP divider scales the power correctly (in alignment with the power supply requirements), the transition levels are given as a percentage of the nominal output power.

The level of transition depends on an internal SNSCAP target level and a time delay until the HB transition. The time delay includes:

- Time between the moment that SNSCAP reaches the target level (A) and the moment that the GATE switches off (B). This time is internally fixed: 150 ns.
- Time between the moment that the GATE switches off (B) and the moment that HB reaches half of its maximum value (C). This time depends on the application properties. In this document, 300 ns is assumed.




Figure 58. Time delay  $V_{SNSCAP}$ -to-HB transition

The time delay leads to a difference in power level between the control and reality. This difference can lead to a substantial difference in (mode transition) power levels. When the application-depending delay (B-C) is different from the 300 ns used in this document, the estimated power levels are different as well.

### 10.7.2 Accuracy of mode transition levels

Several component values and circuit properties contribute to the resulting mode transition level. Table 13 gives the list of contributions, including the specified or estimated example tolerances.

Table 13. Specified and estimated example tolerances of contributing functions

Contributing item	Tolerance	Comment
resonant capacitor	10 %	specification
capacitive divider SNSCAP	10 %	specification
SNSCAP comparator levels	15 %	specification
time delay	14 %	estimation
SNSBOOST	3 %	estimation; boost compensation
23 kHz timing spread	15 %	estimation; BM transition only
total estimated spread:	30 %	root of squares (valid for normal distribution)

Example:

When the nominal burst mode transition level is set for 1 A output current, the transition level is between 0.7 A and 1.3 A output current at normal distribution.

Using capacitor values with less spread can slightly improve the total tolerance.

## 10.8 Modify power levels for HP-to-LP and burst mode transition

Normally, the value resistor R2 of the SNSSET pin is chosen to set the mode transition levels. However, in some cases, the options in the table do not meet the requirements, for example, when transitions must be set at a very low power level.

When a voltage offset is added to SNSCAP, the values in the [Table 12](#) can be changed to meet the requirements. This offset has a similar effect as the time delay discussed in [Section 10.7.1](#). The delay or offset shifts the total power range. However, it has a greater effect on the lower power region (near LP-to-BM transition) than on the higher power region (100 % level).

When the offset is added and the SNSCAP is modified to obtain the correct OPP level again, the transition table changes.

### 10.8.1 Adding an offset to the SNSCAP signal to modify (transition) power levels


The SNSCAP pin can be connected to the voltage on the auxiliary winding using resistor  $R_{\text{offset}}$  and capacitor  $C_{\text{offset}}$ . It adds a voltage to the SNSCAP signal for both polarities of the SNSCAP signal. The winding direction of the auxiliary winding determines whether an offset is added or subtracted.

This offset changes the power range defined by the SNSCAP divider.

Because it is important that the OPP level remains as required, the SNSCAP divider must be corrected.

When this offset circuit is added and the SNSCAP divider is modified, the values in the mode transition table are changed. Using this method, table values can be created that are best suited for the application to be designed.

The value of the auxiliary voltage and the value of  $R_{\text{offset}}$  determine the amount of offset on SNSCAP. Capacitor  $C_{\text{offset}}$  provides the AC coupling of the offset signal. The value of  $C_{\text{offset}}$  must allow correct timing for the function.



10.8.2 Example of changed mode transition power levels

In most applications, the auxiliary winding is chosen to generate approximately 18 V to supply the SUPIC pin. Given this auxiliary voltage value, typical values for the offset components are:

- $R_{offset} = 180\text{ k}\Omega$
- $C_{offset} = 120\text{ pF}$

Using this offset in the TEA1916 240 W demo board results in a new SNSSET R2 table (see [Table 13](#)). Compare the values with the values in [Table 12](#).

Table 14. Mode transition power levels modified by adding an offset to SNSCAP


	Burst repetition frequency	200 Hz	400 Hz	800 Hz	1600 Hz
	$R_{SNSOUT}$	22 k $\Omega$	15 k $\Omega$	10 k $\Omega$	6.8 k $\Omega$
<b>SNSSET R2</b>	HP → LP (% of nominal power)	BM → LP (% of nominal power)			
1 k $\Omega$	15	2.5	2.5	2.5	2.5
6.8 k $\Omega$	15	5	5	5	5
15 k $\Omega$	30	2.5	2.5	2.5	3
27 k $\Omega$	30	5	5	5	6
47 k $\Omega$	42.5	2.5	3	4	5
82 k $\Omega$	42.5	5	6	8	10
180 k $\Omega$	55	2.5	4	5	7
open	55	6	9	12	15

## 11 Standby or no-load condition in burst mode operation

### 11.1 No-load power consumption

The currents that flow continuously in time mainly determine the power consumption during no-load operation. The energy used for power conversion in a burst is practically negligible because the bursts happen during a relatively short time. [Figure 60](#) shows the main contributors to power consumption during no-load burst mode operation.

Converted power generates some currents. To obtain the power taken from the mains, these currents must be calculated using the conversion efficiency.



11.1.1 Power consumption of feedback circuit and output resistive divider




Figure 61. Typical current in feedback circuit during burst mode operation

The TEA1916 regulates the SNSFB current to approximately 100 μA during burst mode. The secondary current depends on the CTR value of the optocoupler. It can be calculated. The chosen resistor values determine the current through the output resistive divider.

Example for power consumption of optocoupler circuit:

$$P_{opto(prim)} = V_{SUPIC} \times I_{opto(prim)} = 18 \text{ V} \times 100 \text{ } \mu\text{A} = 18 \text{ mW} \tag{32}$$

$$P_{opto(sec)} = V_{out} \times \frac{I_{opto(prim)}}{CTR} = 12 \text{ V} \times \frac{100 \text{ } \mu\text{A}}{30 \%} = 4 \text{ mW} \tag{33}$$

$$P_{opto(mains)} = \frac{(P_{opto(prim)} + P_{opto(sec)})}{\eta} = \frac{(18 \text{ mW} + 4 \text{ mW})}{0.8} = 7.25 \text{ mW} \tag{34}$$

Example for power consumption of output resistive divider:

$$P_{Rout(mains)} = \frac{V_{out} \times I_{Rout}}{\mu} = \frac{12 \text{ V} \times 250 \text{ } \mu\text{A}}{0.8} = 3.75 \text{ mW} \tag{35}$$

**11.1.2 Power consumption of TEA19161 and TEA19162 SUPIC**

To minimize power consumption during burst mode operation, the TEA19161 IC includes a power save state. With this specified current value, the energy consumption can be calculated.

Example:

- TEA19161:  $I_{CC(burst)SUPIC} = 0.7 \text{ mA}$
- TEA19162:  $I_{CC(ps)typ} = 0.15 \text{ mA}$

$$P_{ICs} = V_{SUPIC} \times (I_{CC(burst)SUPIC} + I_{CC(ps)}) \tag{36}$$

$$= 18 \text{ V} \times (0.7 \text{ mA} + 0.15 \text{ mA}) = 15.3 \text{ mW}$$

$$P_{ICs(mains)} = \frac{P_{ICs}}{\eta} = \frac{15.3 \text{ mW}}{0.8} = 19.1 \text{ mW} \tag{37}$$

**11.1.3 Power consumption of SNSMAINS**

The SNSMAINS function senses the mains voltage during half the time using a measurement resistor  $R_{MAINS}$  switched to close to the GND level.

Example:

- $R_{mains} = 20 \text{ M}\Omega$
- $V_{mains} = 230 \text{ V (AC)}$

$$P_{Rmains} = \frac{1}{2} \times \frac{V_{mains}^2}{R_{mains}} = \frac{1}{2} \times \frac{230 \text{ V}^2}{20 \text{ M}\Omega} = 1.3 \text{ mW} \tag{38}$$

**11.1.4 Power consumption of the resistive divider part for SNSCAP**

During normal operation and burst mode operation, the average voltage on the resonant capacitor  $C_r$  is half the HBC input voltage  $V_{boost}$ . The resistive part of the SNSCAP divider connected to  $C_r$  consumes power from the system.

Example:

$$P_{RSNSCAP} = \frac{\left(\frac{V_{boost}}{2}\right)^2}{R_{SNSCAP(high)} + R_{SNSCAP(low)}} = \frac{\left(\frac{390 \text{ V}}{2}\right)^2}{4.9 \text{ M}\Omega + 20 \text{ k}\Omega} = 7.7 \text{ mW} \tag{39}$$

**11.1.5 Power consumption of the resistive divider for SNSBOOST**

During normal operation and burst mode operation, the resistive divider on  $V_{boost}$  consumes power from the system.

Example:

$$P_{RSNSBOOST} = \frac{V_{boost}^2}{R_{boost} + R_{meas}(SNSBOOST)} = \frac{390 V^2}{15.6 M\Omega + 100 k\Omega} = 9.7 mW \tag{40}$$

**11.1.6 Power consumption estimation at very low load condition**

At very low loads or a standby condition, the power consumption can be estimated by adding the output power divided by the efficiency to the no-load power consumption. However, when the repetition frequency of the burst increases with the load and the conversion cannot be neglected anymore, this estimation becomes less accurate.

Example:

$$P_{mains}(lowload) = P_{mains}(noload) + \frac{P_{out}(lowload)}{\eta} \tag{41}$$

$$= 55 mW + \frac{50 mW}{0.8} = 117.5 mW$$

**11.2 Audible noise**

In PFC and HBC power supplies that use burst mode operation, the HBC transformer is the main source for audible noise in most applications.

**11.2.1 Audible noise PFC converter**


To minimize audible noise in the PFC burst mode and to prevent steep transients of PFC coil magnetization, a soft start and soft stop is included. The PFC burst mode operates independently from the HBC burst mode operation. At low output power, the HBC controller enables or disables PFC burst mode range. It activates the PFC burst mode in the lower output power part of the HBC burst mode range. The activation of the PFC burst mode is based on the duty cycle of the HBC burst.

**11.2.2 Audible noise HBC converter**

The converted energy in the HBC does not contribute to audible noise generation because the switching repetition is well above the audible frequency. However, in burst mode, the repetition frequency of the bursts is in the audible frequency range. The TEA19161 can be set to a steady repetition frequency of 1600 Hz, 800 Hz, 400 Hz, or 200 Hz. This operation can generate audible noise.

The LP mode enables the system to keep switching above the audible frequency down to low output power levels. The minimum energy-per-cycle (ECmin) can be set to modify the range of LP mode. A lower ECmin extends the LP range to lower power levels.

The main mechanism for producing noise is the interruption of magnetization current sequences (bursts), which leads to a mechanical force. The core of the resonant transformer is especially susceptible and starts acting like a loudspeaker. The noise amplitude is highest at the (mechanical) resonant frequency of the transformer. Normally, the resonant frequency of the transformer is a higher frequency than the burst repetition frequency. Harmonics of the burst repetition frequency produce the audible noise.



### 11.2.3 Measures in the coil and transformer construction

To reduce audible noise, measures can also be taken in the mechanical construction of the HBC transformer and PFC coil.

To reduce audible noise, a varnish is often put on the complete transformer. It is a commonly used method for systems that apply burst mode operation.

If the windings itself produce noise, filling glue between the windings can be applied. Because this method makes the transformer production more difficult, it is not often used.

To reduce the noise from the core, softer air-gap material can be used. Because it requires non-standard air-gap material, this method is not often used.

## 12 Practical system implementation topics

### 12.1 Questions and answers on settings options

#### How can the efficiency at low-load levels be increased?

- Increase the minimum energy-per-cycle ( $EC_{min}$ ).  
Example: SNSSET R2 = 82 k $\Omega$  or R2 = open. For the same power levels, a higher current per cycle reduces number of switching cycles in time.

#### How can the output ripple voltage be reduced?

- Reduce the minimum energy-per-cycle ( $EC_{min}$ ).  
Example SNSSET R2 = 1 k $\Omega$  or R2 = 15 k $\Omega$ .
- Increase the burst mode repetition frequency.  
Example:  $R_{SNSOUT} = 10$  k $\Omega$  or 6.8 k $\Omega$ . There are fewer cycles in each burst and a shorter time between bursts.
- Increase the value of the capacitors on the output voltage (not a setting).  
Energy in each cycle or burst leads to less voltage increase and, when not switching, to less voltage decrease.

#### How to reduce audible noise?

- Reduce the burst mode repetition frequency.  
Example:  $R_{SNSOUT} = 15$  k $\Omega$  or 22 k $\Omega$ . Higher harmonics generate the highest level of audible noise. When the basic harmonic is lower, the amplitude of the audible noise is less as well.
- Reduce minimum energy-per-cycle ( $EC_{min}$ ).  
Example: SNSSET R2 = 1 k $\Omega$  or R2 = 15 k $\Omega$ . The power range for burst mode decreases and LP mode (no audible noise) is extended.
- Mechanically improve the LLC transformer using a coating or flexible air gap material (not a setting).  
Reduces the audible noise level that the transformer produces at a certain repetitive current operation.

#### How can the initial primary resonant current be reduced at start-up?

- Reduce the value of  $R_{GATELS}$ .  
Example  $R_{GATELS} = 220$  k $\Omega \rightarrow 150$  k $\Omega$ . The switching starts with lower  $V_{SNSCAP}$  levels (See [Section 10.1](#)).

#### The efficiency graph shows a lower efficiency in LP mode than just above the LP/HP transition in HP mode.

- The transition is probably near the highest efficiency region of the HP mode. Shift the LP/HP transition to a lower power level where it can improve the lower efficiency of the HP mode. Choose a lower transition level by decreasing the SNSSET R2 value.  
Example: SNSSET R2 = 27 k $\Omega$  or R2 = 6.8 k $\Omega$ .

#### How can a transition to BM at a lower power level be achieved using settings?

- For modifying the presettable transition levels, an offset can be added using an additional resistor and capacitor to SNSCAP (see [Section 10.8](#)).

## 12.2 Questions and answers on debugging

### **My newly built power supply does not start up but probably immediately enters a protection.**

Disable PFC operation as shown in [Figure 63](#). First check if there is any HBC switching.

- If the HBC switches during a short time but soon stops, the most likely protections triggered are OCP, OVP, or OPP. To see if the voltage on the SNSCUR and SNSOUT pins increases too much, this voltage can be measured. Another option is to disable the OCP function temporarily. Add two clamping diodes and disable the OVP function using a higher resistor value from the SNSOUT pin to the auxiliary winding signal. The triggering of the OPP can be recognized by the typical time until protection, which is 50 ms or 200 ms, depending on the setting. A cause for OPP can be an error in the SNSCAP divider. If there is a wrong value in the SNSCAP function or the regulation by SNSFB is not working properly, not working at all, or unstable, it can cause false triggering of OCP, OVP, or OPP.
- If the HBC switches do not start switching, something may be wrong with the start-up conditions:
  - The voltage on the SUPIC pin must have reached the start-up level
  - The SUPREG pin must have reached the nominal voltage (11 V)
  - The GATELS signal must be high; during start-up, the GATELS resistor measurement must be seen (see [Figure 55](#)).
  - The value measurements on the SNSSET and SNSOUT pins must be observed.
  - The voltage on the SNSBOOST pin must be 2.3 V or higher.
  - The SNSCUR and SNSCAP pins must have a bias voltage of 2.5 V.
- If the HBC switching is OK, enable the PFC and observe the start-up. First check if there are any PFC switching cycles.
- If the PFC does not start switching, something may be wrong on the start-up conditions:
  - The voltage on the SUPIC pin must have reached the start-up level
  - The PFCCOMP pin must have reached the initial bias voltage ( $\pm 3.5$  V)
  - The voltage on the SNSBOOST pin must reflect the rectified mains value on  $V_{boost}$
- If the PFC starts switching because of GATEPFC pulses but the result is incorrect:
  - The mains voltage is not detected and the X-capacitor discharge function is active (see [Figure 36](#))
  - An external OTP is wrongly detected because of a value error in the circuit.
  - The regulation may be unstable. Observe the SNSBOOST voltage and the output voltage  $V_{boost}$ .
  - The SNSBOOST voltage remains too low because output power is limited by OCP. Check the SNSCUR function and the measurement resistor.

### **The mode transition levels are not as expected.**

- Check if the OPP level is correct. If it is not, the SNSCAP divider must be modified (see [Section 12.3.4](#))
- If the OPP level is correct, it is possible that signal delays are different from the value used as default for calculating the SNSCAP divider values (see [Section 9.2.3](#) and [Section 10.7.1](#))

12.3 Start-up and debugging

When starting a newly built application or when an error or incorrect behavior is observed during operation, it is possible to simplify analyses by operating the HBC or PFC separately. The simplification helps to locate errors easier and makes it possible to do a performance evaluation under conditions that restrict the influences from other circuit parts.

The following sections show several examples of splitting the converters.

12.3.1 HBC only operation with DC boost voltage

To prevent PFC operation (OLP), disconnect pin 5 of the TEA19162. To generate  $V_{boost}$  (approximately 390 V (DC)), connect an external DC source.

To stop TEA19162 operation completely, disconnect the SUPIC pin. However, in most situations stopping the TEA19162 is not required.





Figure 63. HBC only operation with DC boost voltage

In some cases, it can be helpful to increase or decrease the DC boost voltage gradually to observe the HBC behavior. In this case, an external voltage of 2.5 V can be applied on TEA19161 pin 16 (SNSBOOST) to enable operation at a lower boost voltage. And an external source of 20 V can be connected to TEA19161 SUPIC pin 1 to supply the IC for operation.




aaa-023123

Figure 64. Observe the HBC behavior at variable  $V_{boost}$  voltages

12.3.2 PFC only operation



Keeping the TEA19161 SNSBOOST pin low prevents that the HBC starts operation. To keep the SNSBOOST pin low, disconnect the SNSBOOST pin. The start-up HV source can supply SUPIC. However, to prevent that the external HV source resistors become overheated, use an external power supply to generate SUPIC or to take over after start-up.



12.3.3 Splitting SNSBOOST for PFC and HBC operation

It is important to prevent that the SNSBOOST signal that is used by both controllers is disturbed. Proper layout of the PCB can be helpful (see Section 13.1).

If the cause of problems is expected to be on this signal, it can be debugged by temporarily splitting the connection into two parts, each with a separate resistive divider. To split the connection, temporarily add a second resistive divider. In this way, the behavior of each converter (PFC and HBC) can be checked separately.



12.3.4 Checking the SNSCAP divider

After implementing the estimated SNSCAP divider values, it is important to check the result to the OPP reference level in the real application. There may be some application-specific deviations from the values in the estimation. If the power level for triggering OPP is not correct, the divider values must be corrected for a good result.

By programming an electronic load with a load step sequence, the system can be analyzed in the application. See the example in Figure 68 for checking 125 % OPP after 200 ms with safe restart.




Figure 68. Testing the OPP level and timing

When the measured OPP level is incorrect, the SNSCAP divider must be modified. In practice, modifying the SNSCAP divider can be done by making a small change to the  $C_{SNSCAP(low)}$  value.




Figure 69. SNSCAP divider

### 12.4 Load sweep for checking the mode transitions and the behavior

To observe the complete power range of the power supply, it is useful to apply a load sweep from no load to nominal load for a longer period (seconds). In this way, several properties and the behavior of the regulation and modes can be studied in one oscilloscope picture. Connecting a function generator signal to an analog input that drives the current load value, enables this option for several electronic load devices.

Using this option, the following things can be checked:

- Regulation instability for certain load conditions
- Mode transitions at the expected or required power levels
- Output ripple voltage:
  - Is the output ripple voltage at the expected level? Or is it higher because of disturbances or unstable operation at certain load conditions?
- Hysteresis at LP/HP transition:
  - Different transition levels between output power increasing and decreasing.




Figure 70. Load sweep to check the mode transitions and the behavior

### 12.5 Converter with two output voltages

In some applications, two output voltages are required. Typical for TV applications is the requirement of a high output voltage for LED backlight power in addition to the lower (12 V) supply voltage.

Because it is not possible to regulate two output voltages, regulation issues occur sometimes during load step testing.




Figure 71. Two methods of improving application behavior when using two output voltages

12.5.1 Regulation of two output voltages using shared feedback

To regulate two output voltages, the output voltage sensing can be split (see Figure 71a). The upper resistor of the voltage divider can be split into R<sub>upper1</sub> to V<sub>out1</sub> and R<sub>upper2</sub> to V<sub>out2</sub>.

The contribution of each output can be chosen with the values of R<sub>upper1</sub> and R<sub>upper2</sub>. One of the outputs is more important or critical than the other.

A disadvantage of this type of regulation is that the load of each output changes the output voltage of the other output.

Calculation example:

- V<sub>out1</sub> = 13 V
- V<sub>out2</sub> = 160 V
- V<sub>ref(error)amplifier</sub> = 2.5 V
- R<sub>lower</sub> = 10 kΩ

$$I_{lower} = I_{total} = \frac{2.5 \text{ V}}{10 \text{ k}\Omega} = 0.25 \text{ mA} \tag{42}$$

To find a solution, the value for resistor R<sub>upper1</sub> or R<sub>upper2</sub> must be slightly higher than but close to the value for a single output regulation.

The  $R_{upper1}$  value for a single output regulation becomes:

$$R_{upper1} = \frac{(V_{out1} - V_{ref(error)amplifier})}{I_{total}} = \frac{13\text{ V} - 2.5\text{ V}}{0.25\text{ mA}} = 42\text{ k}\Omega \quad (43)$$

For split regulation, the value for  $R_{upper1}$  must be higher, for example, 51 k $\Omega$ . If  $R_{upper1}$  is 51 k $\Omega$ , the current from the 13 V becomes:

$$I_{Vout1} = \frac{(13\text{ V} - 2.5\text{ V})}{51\text{ k}\Omega} = 0.206\text{ mA} \quad (44)$$

The remaining current must flow from the 160 V output:

$$I_{Vout2} = 0.25\text{ mA} - 0.206\text{ mA} = 0.044\text{ mA} \quad (45)$$

$$R_{upper2} = \frac{(V_{out2} - V_{ref(error)amplifier})}{I_{Vout2}} = \frac{(160\text{ V} - 2.5\text{ V})}{0.044\text{ mA}} = 3570\text{ k}\Omega$$

So,  $R_{upper2} \approx 3.6\text{ M}\Omega$ .

In the examples above, the regulation contribution of each output is:

- $V_{out1}: 100 \times \frac{I_{Vout1}}{I_{total}} = 100 \times \frac{0.206\text{ mA}}{0.25\text{ mA}} = 82.4\%$
- $V_{out2}: 100 \times \frac{I_{Vout2}}{I_{total}} = 100 \times \frac{0.044\text{ mA}}{0.25\text{ mA}} = 17.6\%$

### 12.5.2 Output voltage coupling by connecting output capacitors

It is also possible to regulate the main output voltage only and to connect the other output voltage to the main output voltage with the output capacitor (see [Figure 71b](#)).

The current from a voltage change through the capacitor of the unregulated output also flows through the capacitor of the regulated output. Voltage variations on the unregulated output, for example, during load steps, now have a similar effect on the regulated output. The feedback regulation for constant output voltage corrects variations and indirectly also regulates the unregulated output voltage.

The steady state behavior is not compensated because the coupling with the capacitors only shows the variations in current or voltage.

## 12.6 Checking limiting values in an application

Checking the condition on an IC-pin in a running application can be difficult because of disturbances. Normally, to see if a voltage on a pin is not exceeding the limiting value, an oscilloscope with a voltage probe is used. Because of switching disturbances, the measurement can easily show a voltage that is not on the pin but added by the probe. Or the connection of the probe adds energy to the application because of an antenna function. Both undesired effects show a higher voltage level than there really is on the pin.

To minimize errors in the measurement:

- Minimize the influence of connecting a voltage probe to the circuit (add energy to application)
- Minimize a voltage added to the measurement by the voltage probe (add signal to real signal)

### 12.6.1 Measuring recommendations

To minimize disturbances added to the measurement when the voltage probe is used, ensure that the measurement loop signal-to-ground is as small as possible. [Figure 72](#) shows a manually modified probe connection for this purpose.




Figure 72. Manually modified probe connection

Even if the measurement is set up with great care, some disturbance still occurs in most measurements. In some cases, it is difficult or impossible to prove that the application is within the limiting values. Some additional measurements can help to obtain more information on what is really happening. However, based on the collected information, engineering judgment is required to decide if the application is OK or if a problem occurs that must be solved.

12.6.1.1 Measurement to estimate the signal level added to the result by the voltage probe

To get an indication on which part of the measurement result the voltage probe adds, a reference measurement can be done by connecting the probe to the ground connection of the probe.

The signal seen on the oscilloscope is similar to the signal that is added to the original measurement.

12.6.1.2 Extra check: Adding a peak rectifier circuit to the measurement probe

To indicate if voltage peaks that are too high occur on a pin, a peak rectifier circuit can be added temporarily.

The voltage measured on the capacitor is always lower than the peak voltage on the pin because of the forward voltage of the diode. So, if the voltage on the capacitor exceeds the limiting value, it is an indication that the peak voltages are too high.

The capacitor can have a value of 1 nF. A moderate capacitor discharge of, for example, 10 MΩ is present at the impedance of the voltage probe.




Figure 73. Peak rectifier measurement added on the SNSFB and GATEPFC pins

### 12.6.2 TEA19161 $V_{SUPHS}$ , $V_{HB}$ , $V_{GATEHS}$ , $V_{GATELS}$ , and TEA19162 $V_{GATEPFC}$ limiting values

In [Section 7.5](#) and [Section 7.6](#), the very specific situations for the GATEPFC, GATELS, GATEHS, HB, and SUPHS pins are discussed.

### 12.6.3 TEA19161 and TEA19162 $V_{SUPIC}$ limiting values

$$-0.4 \text{ V} < V_{SUPIC} < +36 \text{ V}$$

Normally, sufficient decoupling exists because of a capacitor on this pin. When the recommendations provided in [Section 12.6.1](#) are applied, the measurement itself is not critical.

An auxiliary winding on the HBC transformer often generates the SUPIC voltage. Depending on the design, this voltage level can vary when the output power changes. Checking the voltage at different load conditions is good practice.

Transients can also make the SUPIC voltage vary temporarily. Check the load step conditions and the situation at start-up and stopping.

### 12.6.4 TEA19161 $V_{SUPREG}$ limiting values

$$-0.4 \text{ V} < V_{SUPREG} < +12 \text{ V}$$

Normally, sufficient decoupling exists because of a capacitor on this pin. When the recommendations provided in [Section 12.6.1](#) are applied, the measurement itself is not critical.

The IC generates the SUPREG voltage. The SUPREG pin can only source current. It cannot actively sink current at the voltage regulator function. The IC uses this voltage to supply the MOSFET drivers. In some applications, an unintended voltage increase can occur because of currents through grounding tracks.

Normally, the SUPREG voltage is also used to create the bootstrap function for supplying the SUPHS pin using a diode. The SUPHS pin shows the rectified voltage on the SUPREG pin. When the voltage on the SUPREG pin has higher voltage peaks, the voltage on the SUPHS pin is higher than normal.

### 12.6.5 TEA19161 $V_{SNSFB}$ limiting values

$$-0.4 \text{ V} < V_{SNSFB} < +12 \text{ V}$$

Because the SNSFB function is current controlled at a relative low voltage with only an optocoupler connected, the risk of reaching limiting values is very small. When the recommendations provided in [Section 12.6.1](#) are applied, the measurement itself is not critical.

### 12.6.6 TEA19161 $V_{SNSOUT}$ limiting values

$$-0.4 \text{ V} < V_{SNSOUT} < +12 \text{ V}$$

Normally, sufficient decoupling exists because of a capacitor on this pin. When the recommendations provided in [Section 12.6.1](#) are applied, the measurement itself is not critical.

The signal on SNSOUT is alternating according to the converter switching. Much margin exists for the positive voltage. The negative voltage is closer to the limiting value. The

voltage can be checked during regular operation to see if a grounding problem occurs. If the grounding problem does occur, a negative voltage that is too low can become an issue.

### 12.6.7 TEA19161 $V_{\text{SNSSET}}$ limiting values

$$-0.4 \text{ V} < V_{\text{SNSSET}} < +12 \text{ V}$$

The IC generates the voltage on this pin. The voltage is defined accurately. When the recommendations provided in [Section 12.6.1](#) are applied, the measurement itself is not critical. No critical situations are expected on this pin.

### 12.6.8 TEA19161 $V_{\text{SNSCUR}}$ limiting values

$$-0.4 \text{ V} < V_{\text{SNSCUR}} < +12 \text{ V}$$

The voltage on this pin is very difficult to measure because attaching a probe seriously disturbs operation. An internal bias source puts the input signal on a DC voltage level of 2.5 V. A capacitor connects the AC voltage that represents the resonant current signal to this pin. The AC voltage part can best be checked on the measurement resistor and not on the pin.

When the recommendations provided in [Section 12.6.1](#) are applied, the measurement itself is not critical. The voltage reserve on the pin compared to the limiting values is substantial. So, the voltage is not critical.

If measurement on the pin is required, use the rectifier method to observe the behavior.

### 12.6.9 TEA19161 $V_{\text{SNSCAP}}$ limiting values

$$-0.4 \text{ V} < V_{\text{SNSCAP}} < +12 \text{ V}$$

Normally, sufficient decoupling exists because of the  $C_{\text{SNSCAP(low)}}$  capacitor on this pin. When the recommendations provided in [Section 12.6.1](#) are applied, the measurement itself is not critical.

An internal bias source puts the input signal on a DC voltage level of 2.5 V. The voltage reserve on the pin compared to the limiting values is substantial. So, the voltage is not critical.

### 12.6.10 TEA19161 $V_{\text{SNSBOOST}}$ limiting values

$$-0.4 \text{ V} < V_{\text{SNSBOOST}} < +12 \text{ V}$$

Normally, sufficient decoupling exists because of the  $C_{\text{SNSCAP(low)}}$  capacitor on this pin. When the recommendations provided in [Section 12.6.1](#) are applied, the measurement itself is not critical.

If the PFC loop regulation stability is critical or the track connecting the TEA19161 with the TEA19162 is long, a measurement with a voltage probe can disturb the PFC operation. Because the PFC regulation is at 2.5 V and a capacitor of several nanofarads is connected, this pin is not critical concerning limiting values.

### 12.6.11 TEA19162 $V_{\text{SNSMAINS}}$ limiting values

$$-0.4 \text{ V} < V_{\text{SNSMAINS}} < +12 \text{ V}$$

Because SNSMAINS is connected to the mains voltage with a high impedance (typical 20 M $\Omega$ ), connecting a voltage probe influences the mains measurements a little. This impact is not directly a problem because operation normally continues in a similar way. The measurement can be made in alignment with the recommendations mentioned in [Section 12.6.1](#).

### 12.6.12 TEA19162 $V_{\text{PFCCOMP}}$ limiting values

$$-0.4 \text{ V} < V_{\text{PFCCOMP}} < +12 \text{ V}$$

Normally, sufficient decoupling occurs because of the filter on the PFCCOMP pin. When the recommendations provided in [Section 12.6.1](#) are applied, the measurement itself is not critical.

The IC generates the signal on this pin. So, it is not critical concerning limiting values.

### 12.6.13 TEA19162 $V_{\text{SNSAUX}}$ limiting values

$$-0.4 \text{ V} < V_{\text{SNSAUX}} < +12 \text{ V}$$

The measurement can be made in alignment with the recommendations in [Section 12.6.1](#). An auxiliary winding on the PFC coil generated the voltage on this pin. Because normally only a few turns make this winding, the voltage signal can be close to the limiting values. Although the allowed voltage range is wide, the measurement itself can be difficult because of the PFC switching, which can distort the measurement result.

### 12.6.14 TEA19162 $V_{\text{SNSCUR}}$ limiting values

$$-0.4 \text{ V} < V_{\text{SNSCUR}} < +12 \text{ V}$$

The measurement can be made in alignment with the recommendations in [Section 12.6.1](#). The measurement itself can be difficult because of the PFC switching, which can distort the measurement result.

Although the measured signal for this pin comes from a very low impedance resistor, voltage spikes can occur because of the PFC MOSFET switching. Also, if there is a PCB layout grounding problem, high converter currents through the ground tracks can add a signal to the SNSCUR pin.

The most critical situation is at a low mains voltage and a high output power.

### 12.6.15 TEA19162 $V_{\text{SNSBOOST}}$ limiting values

$$-0.4 \text{ V} < V_{\text{SNSBOOST}} < +12 \text{ V}$$

Normally, sufficient decoupling exists because of a capacitor on this pin. When the recommendations provided in [Section 12.6.1](#) are applied, the measurement itself is not critical.

If the loop regulation is critical, a measurement with a voltage probe can disturb operation. Because regulation is at 2.5 V and a capacitor of several nanofarads is connected, this pin is not critical concerning limiting values.


### 13 Important PCB layout design rules

#### 13.1 Short SNSBOOST track length

To avoid mutual disturbance between the TEA19161 and the TEA19162 because of converter switching, both ICs must have a separate PCB layout structure. A greater distance between the converters can help. However, the SNSBOOST track that connects both controllers for communication and boost voltage sensing carries a high impedance divider signal that is sensitive to disturbance.

To avoid disturbances:

- To minimize the length of the SNSBOOST track between the two ICs, the TEA19161 and TEA19162 ICs must be placed relatively close to each other.
- The SNSBOOST resistive divider position must be optimized for PFC regulation loop performance.
- Two disturbance filtering capacitors from SNSBOOST to GND must be present. A higher value (typical between 1 nF and 4.7 nF) near the TEA19162 (PFC) and a lower value (typical 680 pF) near the TEA19161 (HBC).




13.2 TEA19161: Shielding the SNSFB track

Because the SNSFB function works on small current levels to minimize energy consumption at no load, this signal is more sensitive to disturbances.

The main reason for disturbance that can make regulation unstable is capacitive coupling to converter switching tracks (HB or PFC-drain). To avoid disturbance in SNSFB:

- The SNSFB track must be placed relatively far from the power part of the converters (HBC and PFC).
- To shield the SNSFB track, put grounded tracks alongside it (and a ground plane in case of double-sided copper design)
- The SNSFB track does not have to be short. To obtain a greater distance to HB, a longer track is required.



### 13.3 TL431 circuit must be compact

Because the SNSFB function works on small current levels to minimize energy consumption at no load, this signal is more sensitive to disturbances.

To prevent disturbances because of PFC switching noise, the secondary part of the feedback circuit must also be compact. This type of disturbance leads to a 100 Hz or 120 Hz extra output voltage ripple. It is a mains voltage-related disturbance.

### 13.4 Separate GND connections for TEA19161 and TEA19162

To avoid mutual disturbances, the grounding of the PFC and HBC controllers must be connected separately in the PCB layout. Current pulses through ground tracks can lead to a wrong (voltage) value or signal on a pin that uses the ground level as a reference.

Figure 76 shows the energy flows. To avoid disturbances, these flows can be kept separate with a special grounding structure.






Figure 76. Grounding structure PFC and HBC controllers

Connecting the controller ICs with separate ground tracks to the shared bulk capacitor function, minimizes mutual disturbances.



13.5 TEA19161: Very short SNSCUR track

The TEA19161 SNSCUR function senses the input signal cycle-by-cycle at low voltage levels with a high-impedance input. The signal is applied to the pin with a decoupling capacitor that must be placed very close to the IC to avoid disturbances on the connecting track.



### 13.6 TEA19162: Placing of SNSMAINS mains sensing resistors

To save power, the TEA19162 PFC controller SNSMAINS mains sensing function uses low current levels. To avoid disturbances, the mains sensing resistors must be placed close to the IC.




Figure 79. SNSMAINS mains sensing resistors placed close to the TEA19162

## 14 Protections

Table 15. Protections overview

Protection	Description	PFC action	HBC action
<b>PFC protections</b>			
UVP SUPIC	undervoltage protection	PFC = off; restart when $V_{SUPIC} > 13\text{ V}$	off
OTP-internal	internal overtemperature protection	latched (safe restart for CT version)	off
OTP-external	external overtemperature protection	latched (safe restart for CT version)	off
UVP SNSMAINS (brownout)	undervoltage protection	PFC = off; restart when $I_{SNSMAINS} > 5.75\ \mu\text{A}$	-
OVP SNSBOOST	overvoltage protection	PFC = off; restart when $V_{SNSBOOST} < 2.5\text{ V}$	-
SCP SNSBOOST	short circuit protection	PFC = off; restart when $V_{SNSBOOST} > 0.4\text{ V}$	-
OLP SNSBOOST	open-loop protection	PFC = off; restart when $V_{SNSBOOST} > 0.4\text{ V}$	-
OCP SNSCUR	overcurrent protection	PFC MOSFET switched off; continue operation when $V_{SNSCUR} = 0.5\text{ V}$	-
<b>HBC protections</b>			
UVP SUPIC/SUPREG	undervoltage protection	-	LLC = off; recharge via SUPHV; restart when $V_{SUPIC} > 19.1\text{ V}$
UVP SUPHS	undervoltage protection	-	GateHS = off
UVP SNSBOOST	undervoltage protection	-	LLC = off; restart when $V_{SNSBOOST} > 2.3\text{ V}$
OVP SNSOUT	overvoltage protection	off	latched (safe restart for CT version)
CMR	capacitive mode regulation	-	system ensures that mode of operation is inductive
OCP SNSCUR	overcurrent protection	off	switch off cycle-by-cycle; After 5 consecutive cycles, it follows the OPP setting for latched or safe restart.
OTP	overtemperature protection	off	latched (safe restart for CT version)
OPP	overpower protection	off	latched/safe restart <sup>[1]</sup>

[1] External components set the latched/safe restart action.

The TEA19161CT and TEA19162CT are safe-restart IC versions. [Table 15](#) shows the differences between the TEA19161T and TEA19162T.

## 14.1 PFC protections

### 14.1.1 UVP SUPIC

When the voltage on the SUPIC pin drops to below 9 V, the IC stops operation. A system reset is activated at 3.5 V.

When the SUPIC voltage drops to 14 V during the non-switching period in burst mode, the TEA19161 HV source is activated. It regulates the SUPIC voltage with a hysteresis of 0.9 V above 14 V, which avoids that the system stops during a long non-switching period (see [Section 6](#)).

### 14.1.2 Overtemperature protection (OTP)

The TEA19162 provides two OTP protections, an internal and external OTP. Both protections provide a latched protection until the decreasing of the SUPIC or SNSMAINS voltages resets the latched condition. For the CT versions, the OTP protections trigger a safe restart.

Pulling up the voltage on the SNSBOOST pin to above 2 V during engineering or production testing can also reset a latched protection.

#### 14.1.2.1 Internal OTP

The IC contains an internal temperature protection. When the internal temperature exceeds 150 °C, the PFC stops operation. It also disables the HBC operation by pulling down the SNSBOOST voltage.


#### 14.1.2.2 External OTP

The SNSMAINS pin combines two functions. The mains voltage sensing and the sensing of an external NTC for detecting an OTP. The functions are alternately active in time. Each function is active during a half-mains voltage cycle.

During the period of OTP sensing a current of 200  $\mu$ A from an internal source flows from the pin through the external diode and NTC to ground. The resulting voltage on pin is measured. When the voltage on the pin is below 2 V at four consecutive measuring cycles, the OTP protection is activated.

#### 14.1.2.3 Not using the external OTP function

When no external OTP function is required, the external OTP components can be omitted.



14.1.3 UVP SNSMAINS (brownout)

At an SNSMAINS peak current level of 5.75  $\mu$ A, the PFC start-up is enabled (brownin). At 5  $\mu$ A, the operation is disabled (brownout; see Section 8.3).

14.1.4 OVP SNSBOOST

The overvoltage protection circuit prevents output overvoltage during load steps and mains transients. When the voltage on the SNSBOOST pin exceeds 2.63 V for a period longer than 100  $\mu$ s, the switching is stopped. When the voltage drops to below 2.53 V, the switching resumes with a soft start.

14.1.5 SCP and OLP SNSBOOST

The PFC does not start switching until the voltage on the SNSBOOST pin exceeds  $V_{start(scp)}$  (0.5 V). This function protects against a short circuit and an open-loop condition on SNSBOOST.

14.1.6 OCP SNSCUR

Sensing the voltage across an external sense resistor in series with the source of the PFC MOSFET limits the maximum PFC peak current cycle-by-cycle. The voltage is measured via the SNSCUR pin. It is limited to 0.5 V. When the voltage on the SNSCUR pin reaches 0.5 V, the MOSFET is switched off (see Section 8.17).

14.2 HBC protections

14.2.1 UVP SUPIC and SUPREG

When the SUPIC voltage has reached the start level of 19.1 V, the IC operation is enabled. If the HV source supplies the IC, the SUPIC voltage is regulated with a hysteresis of 0.7 V. When the SUPIC voltage drops to below 13.2 V, the converter stops operating. When the SUPIC voltage reaches 3.5 V, a system reset is activated.

When the SUPIC voltage drops to 14 V during the non-switching period in burst mode, the HV source is activated. It regulates the SUPIC voltage with a hysteresis of 0.9 V

above 14 V, which helps to avoid that the system stops during an incidental extra long period of not switching. The extra long period of not switching can happen after transients like load steps. As mentioned in [Section 6.2.2](#), the activation of the HV source is an emergency function. The HV source backup system cannot always avoid protection triggering. To reduce the risk of accidental system protection, regular activation during normal low-load or no-load operation must be avoided. To avoid activation, the auxiliary winding SUPIC supply must keep sufficient margin to the 14 V ( $V_{\text{low(SUPIC)}}$ ) level.

The series stabilizer for the SUPREG pin is charged along with the SUPIC pin. To enable HBC operation, the SUPREG voltage must reach the 11 V regulation level. When SUPREG voltage drops below 9 V, the IC stops operating (see [Section 6](#)).

#### 14.2.2 UVP SUPHS

When the voltage across capacitor  $C_{\text{SUPHS}}$  ( $V_{\text{SUPHS}} - V_{\text{HB}}$ ) drops to below 7 V, the driver stops operation to prevent unreliable switching (see [Section 6.6](#)).

#### 14.2.3 UVP SNSBOOST

When the voltage on the SNSBOOST pin drops to below 1.6 V, the HBC stops switching when the low-side MOSFET is on. When the SNSBOOST voltage exceeds the start level of 2.3 V, the HBC start/restarts (see [Section 9.1](#)).

#### 14.2.4 OVP on the SNSOUT pin

SNSOUT provides two main functions:

- Setting the burst mode repetition frequency
- OVP function at 3.5 V

The resistor value from SNSOUT to ground ( $R_2$ ) must be correct for the burst mode repetition frequency setting. The value of  $R_1$  can be used to make the correct resistive divider for sensing the peak voltage from the auxiliary winding that represents the HBC output voltage ( $V_{\text{out}}$ ). When this voltage exceeds 3.5 V during the internal time delay, the system stops switching and enters a latched protection or a safe restart sequence.





Figure 81. SNSOUT OVP function

14.2.4.1 Time delay until protection

To prevent false triggering by short events or disturbances, the OVP function includes a time delay. An internal counter monitors the number of cycles that show a higher SNSOUT voltage. When the number of pulses reaches approximately 11, the protection is activated (latched or safe-restart). Because of the internal sampling method that uses a digital-to-analog converter for several functions by time multiplexing, there can be an error of 1 cycle for the time delay. So, the delay can be 10, 11, or 12 cycles.

To prevent a short delay time for high-frequency switching, a minimum delay time is included. This extra function limits the delay time to between 75 μs and 90 μs.

[Figure 82](#) shows the resulting OVP delay.



**14.2.4.2 Auxiliary winding construction for OVP sensing**

When dealing with a mains insulated converter, the HBC output voltage can be measured using the auxiliary winding of the resonant transformer. To measure the secondary voltage of the primary circuit auxiliary winding accurately, a special transformer construction is required.

To work correctly, this winding must have a good coupling with the secondary winding and a minimum coupling with the primary winding. In this way, a good representation of the output voltage situation is obtained (see [Section 6.3.2](#)).

To meet the mains insulation requirements, triple insulated wire can be used.

**14.2.4.3 Calculation of OVP sensing using auxiliary winding**

This section provides a method that can be used to estimate the accuracy of indirect output voltage sensing using an auxiliary winding (See [Figure 81](#) for names and functions).

**Transformer ratio:**

- N<sub>a</sub> is the number of turns on auxiliary winding
- N<sub>s1</sub> is the number of turns on secondary (output) winding 1
- N<sub>s2</sub> is the number of turns on secondary (output) winding 2
- N<sub>s1</sub> = N<sub>s2</sub> = N<sub>s</sub>

$$V_{aux} = V_{out} \times \frac{N_s}{N_a} \tag{46}$$

**Voltage drop over the rectifier diodes:**

- $D_{aux}$  is the voltage drop over the diode of the auxiliary voltage
- $D_{out1}$  is the voltage drop over the diode1 of the output voltage
- $D_{out2}$  is the voltage drop over the diode2 of the output voltage

$$D_{out1} = D_{out2} = D_{out} \tag{47}$$

**Combination [Equation 46](#) and [Equation 47](#):**

$$V_{aux} = \left( (V_{out} + D_{out}) \times \frac{N_s}{N_a} \right) - D_{aux} \tag{48}$$

**Relationship  $V_{aux}$  and the voltage on the SNSOUT pin:**

$$V_{SNSOUT} = V_{aux} \times \frac{R2}{(R1 + R2)} \tag{49}$$

**OVP protection:**

$$V_{SNSOUT} = 3.5 \text{ V}$$

**Combination [Equation 48](#) and [Equation 49](#):**

$$V_{SNSOUT} = 3.5 \text{ V} = V_{aux} \times \frac{R2}{(R1 + R2)} \tag{50}$$

$$V_{SNSOUT} = 3.5 \text{ V} = \left( \left( (V_{out} + D_{out}) \times \frac{N_s}{N_a} \right) - D_{aux} \right) \times \frac{R2}{(R1 + R2)}$$

[Equation 50](#) calculates the nominal value and the relationship between the parameters.

**14.2.4.4 Differences between theory and practice: calibration**

Because of several reasons (some of them given in the remarks), the calculated value can deviate from the value in practice. Still, the equations provide the relationship between several parameters.

If a parameter deviates from the theoretical nominal (for example +5 %) in reality, the deviation can be used to calibrate the theoretical calculation to the reality.

If there is a significant contribution, tolerance analyses can be done using the calibrated calculation.

**14.2.4.5 Example of calibration and an estimation of tolerance**

$$V_{SNSOUT} = 3.5 \text{ V} = \left( \left( (V_{out} + D_{out}) \times \frac{N_s}{N_a} \right) - D_{aux} \right) \times \frac{R2}{(R1 + R2)} \tag{51}$$

**Using example values:**

$$V_{SNSOUT} = 3.5 \text{ V} = \left( \left( (V_{out} + 0.7 \text{ V}) \times \frac{3}{2} \right) - 0.7 \text{ V} \right) \times \frac{10 \text{ k}\Omega}{56 \text{ k}\Omega + 10 \text{ k}\Omega} \tag{52}$$

$$V_{out} = \left( 3.5 \times 6.6 + 0.7 \right) \times 0.667 - 0.7 = 15.2 \text{ V} = V_{out(ovp)calculated}$$

**Calibration using OVP measurement results from the real application:**

- $I_{out} = 0.1 \text{ A}$ ;  $V_{out(ovp)} = 15.3 \text{ V}$  (measured)
- $I_{out} = 10 \text{ A}$ ;  $V_{out(ovp)} = 15.2 \text{ V}$  (measured)
- $I_{out} = 20 \text{ A}$ ;  $V_{out(ovp)} = 15.1 \text{ V}$  (measured)

- Correction:  $V_{ovp(Reality)} = V_{out(ovp)calculated} - 0.01I_{out} + 0.1 V$

**OVP protection tolerance analyses:**

Analysis for the worst case condition when  $I_{out} = 0.1 A$  and the measured level for OVP was  $V_{out(ovp)} = 15.3 V$ .

$$V_{out(ovp)} = (3.5 \times 6.6 + 0.7) \times 0.667 - 0.7 + 0.1 = 15.3 V \text{ (nominal)} \tag{53}$$

List of tolerances:

- $V_{SNSOUT} = 3.5 V$ ; 4 % (TEA19161 data sheet ([Ref. 1](#) / [Ref. 3](#)))
- Auxiliary resistive divider: 1 % (when using 1 % resistors)
- Forward voltage diode: 10 % (estimation/assumption)
- Transformer ratio: 3 % (transformer specification)
- Calibration factory: 10 % (estimation/assumption)

Using all worst case tolerances (highest voltage):

$$V_{out(ovp)} = (3.64 \times 6.66 + 0.77) \times 0.687 - 0.63 + 0.11 = 16.66 \text{ (worst case)} \tag{54}$$

$V_{out(ovp)}$  is 10 % higher than the nominal value (15.3 V).

Using the statistical method (root of squares method) for nominal distributions and neglecting the minor contributions (forward voltage + calibration factor):

$$V_{out(ovp)} = V_{ovp(SNSOUT)} \times \frac{N_s}{N_a} \times \left( \frac{R1 + R2}{R2} \right) \tag{55}$$

$$\text{Expected tolerance: } \sqrt{4^2 + 1^2 + 3^2} = 5.1 \%$$

**14.2.4.6 Output voltage increase because of time delay**

The filter for false protection triggering introduces a waiting time until protection is activated. In a fault condition, the output voltage continues to increase during this period.

The additional voltage on the output can be estimated by measuring the systems voltage increase (dV/dt) and multiplying this measurement with the OVP delay (see [Section 14.2.4.1](#)).

Example:

Measured at start-up with no output load, the voltage near the OVP protection level increases with 30 mV/cycle. The maximum number of cycles for OVP delay is 12. So, the worst case is  $12 \times 30 \text{ mV} = 360 \text{ mV}$  voltage increase.

Together with the estimated tolerance (see [Section 14.2.4.5](#)), the maximum output voltage can be found.

In the example in [Section 14.2.4.5](#), the statistical tolerance was 5.1 % on a nominal setting of 15.3 V. The maximum voltage including the output voltage increase from these examples is:  $15.3 V + (5.1 \% \times 15.3 V) + 0.36 V = 16.44 V$

OVP sensing on the secondary side can improve the tolerance (see [Section 14.2.4.7](#)).

14.2.4.7 OVP triggering using an external signal

A latched or safe restart protection can be activated by pulling SNSOUT to a voltage exceeding 3.5 V. Figure 83 shows an example using an optocoupler and secondary output voltage sensing.

Even though the voltage on the SNSOUT pin is now constant and not pulsed, the protection delay remains valid.




Figure 83. OVP triggering using an external function

OVP sensing is more accurate than auxiliary winding. However, for OVP sensing, an extra circuit is required.

Tolerance is only related to the measurement resistors (normally 1 % or less) and the OVP comparator (several commercial types offer 2 % or 1 % accuracy). The resulting statistical tolerance can be reduced to 2 % or less.

The effect of the signal delay time and the OVP delay time remains.

14.2.4.8 Disabling the OVP function on the SNSOUT pin

When the OVP function is not required, the SNSOUT pin can be connected for the setting function with only the R2 resistor to GND.




Figure 84. SNSOUT OVP not used; setting function only

14.2.5 Capacitive mode regulation (CMR)

The capacitive mode regulation is implemented via a forced switch-off at 2.4 V or 2.6 V (signal bias level on the SNSUR pin is 2.5 V) on the SNSCUR pin (see [Section 9.3.7](#))

14.2.6 Overcurrent protection (OCP) on the SNSCUR pin

A small capacitor parallel to the resonant capacitor can sense the resonant current. A resistor  $R_m$  in series with this parallel capacitor shows a voltage that corresponds with the amplitude of the resonant current. This voltage can be used as input for the SNSCUR pin.

The measured voltage must be connected to the SNSCUR pin using a 2.2 nF capacitor. The internal SNSCUR circuit adds a 2.5 V voltage bias to the signal on the pin.

If the measured voltage on resistor  $R_m$  exceeds the overcurrent level of  $\pm 1.5$  V (4 V or 1 V on the SNSCUR pin), the corresponding switch (GATELS/GATEHS) is turned off. However, the system continues switching. In this way, the primary current is limited to the OCP level. If the OCP level is exceeded for 5 consecutive cycles (GATELS and/or GATEHS), the system stops switching and enters the protection mode. The PFC is disabled via the SNSBOOST pin.




Figure 85. Typical current sensing circuit for SNSCUR

If the current measurement circuit in [Figure 85](#) is used:

$$V_{peak}(SNSCUR) = R_m \times \left( \frac{C_{r(par)}}{C_{r(par)} + C_r} \right) \times I_{res(peak)} \tag{56}$$

The transformer (effective) turn ratio defines the relationship between the primary converter current and the secondary converter current.

$$V_{peak}(SNSCUR) = \frac{N_s}{N_p} \times I_{out(peak)} \tag{57}$$

In practice, the effective ratio between the currents is lower than the theoretical ratio of  $N_s/N_p$ . A measurement shows the correct value for a specific design. The relationship between the peak output current and the DC output current depends on the shape of the peak current. In practice, the multiplication factor (MF) is determined near the protection level for a specific design. Normally, a value close to 2.

$$I_{out(peak)} = MF_{peak-to-DC} \times I_{out(DC)} \tag{58}$$

When combining the various equations, the total of the relationships can be calculated:

$$V_{peak}(SNSCUR) = R_m \times \frac{N_s}{N_p} \times MF_{peak-to-DC} \times I_{out(DC)} \tag{59}$$

It is difficult to measure the voltage levels on the SNSCUR pin during operation because a voltage probe introduces serious disturbances. To monitor the behavior, check the signal across  $R_m$ .

14.2.7 Disabling the overcurrent protection (OCP)

The SNSCUR pin provides three functions:

- If the SNSCUR voltage -  $V_{bias} > \pm 1.5$  V, the gate driver is switched off to limit the power to the OCP level. After 5 OCP cycles, a protection is activated.
- If the SNSCUR voltage -  $V_{bias} = \pm 100$  mV for detecting the (almost) zero current level, the driver switches off to prevent capacitive mode switching.
- If the SNSCUR voltage -  $V_{bias} = \pm 13$  mV for detecting the current polarity, This level is used as a parameter in the internal switching logic.

When two diodes are connected anti-parallel to  $R_m$ , the OCP is disabled while the other two functions are still active.




Figure 86. SNSCUR OCP function disabled using two diodes

14.2.8 Adapting trigger values for SNSCUR OCP and CMR

Normally, a suitable value for  $R_m$  can be found that works well for the OCP and the CMR functions. If finding a suitable value is not possible or critical, the circuit shown in Figure 87 can be used to set the trigger levels for OCP and CMR separately.




Figure 87. SNSCUR: Different  $R_m$  resistor values for OCP and CMR

14.2.9 Preventing unintended OCP triggering at start-up

At start-up, the primary current in the resonant converter can be high because the output voltage must still increase. To limit the primary current amplitude at start-up, the soft-start function is available by selecting the best  $R_{GATELS}$  value for a suitable start-up behavior (see Section 10.1).

To prevent that the OCP protection is triggered unintentionally, the resulting SNSCUR voltage levels during start-up must have sufficient reserve. Selecting a lower value for  $R_{GATELS}$  increases the reserve. Also, the value of  $R_m$  in the SNSCUR circuit can be reconsidered.

14.2.10 Internal OTP

When the internal junction temperature exceeds 140 °C, the internal overtemperature protection is triggered. Either a latched protection disables HBC and PFC switching or the system restarts after the temperature has dropped.

14.2.11 Overpower protection (OPP)

The OPP levels are related to  $V_{hs(SNSCAP)}$  and  $V_{Is(SNSCAP)}$  on the SNSCAP pin. The chosen setting can be either 125 % or 150 % power (see Section 10.2).

15 Application example: 240 W power supply

15.1 Circuit diagrams

15.1.1 PFC part




Figure 88. TEA1916 and TEA1995T 240 W power supply



15.1.3 SR part




Figure 90. TEA1916 and TEA1995T 240 W power supply (SR part)

15.2 Circuit diagrams with function descriptions

15.2.1 PFC part





Figure 91. TEA1916 and TEA1995T 240 W power supply with function descriptions

15.2.2 LLC part



aaa-023179

Figure 92. TEA1916 and TEA1995T 240 W power supply (LLC part) with function descriptions

15.2.3 SR part




Figure 93. TEA1916 and TEA1995T 240 W power supply (SR part) with function descriptions

15.3 PCB layout




Figure 94. PCB layout (prototype)

## 16 Abbreviations

Table 16. Abbreviations

Acronym	Description
ADT	adaptive dead time
BCD	bipolar CMOS DMOS
CMR	capacitive mode regulation
EMC	electromagnetic compatibility
EMI	electromagnetic interference
HB	half-bridge (node, stage, or converter)
HBC	half-bridge converter (or controller)
HP	high-power
HV	high-voltage
IC	integrated circuit
LCD	liquid crystal display
LP	low-power
MHR	mains harmonics reduction
OCP	overcurrent protection
OLP	open-loop protection
OPP	overpower protection
OTP	overtemperature protection
OVP	overvoltage protection
PCB	printed-circuit board
PWM	pulse width mode
QR	quasi-resonant
SCP	short-circuit protection
SOI	silicon-on insulator
SMD	surface-mounted device
SR	Synchronous Rectification
UVP	undervoltage protection

## 17 References

---

- 1 **TEA19161T data sheet** Digital controller for high-efficiency resonant power supply; 2016, NXP Semiconductors
- 2 **TEA19162T data sheet** PFC controller; 2016, NXP Semiconductors
- 3 **TEA19161CT data sheet** Digital controller for high-efficiency resonant power supply; 2016, NXP Semiconductors
- 4 **TEA19162CT data sheet** PFC controller; 2016, NXP Semiconductors

## 18 Legal information

### 18.1 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### 18.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is

responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

### 18.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**GreenChip** — is a trademark of NXP B.V.

**NXP** — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Revision history	2	Tab. 9.	Power level settings HP/LP transition	83
Tab. 2.	TEA19161T (PFC) pins	9	Tab. 10.	SNSSET capacitor (CSNSSET (nF)) value versus resistor values	84
Tab. 3.	TEA19162T (PFC) pins	12	Tab. 11.	Burst repetition frequency settings	84
Tab. 4.	HBC and PFC driver specifications	32	Tab. 12.	HP-to-LP transition, BM-to-LP transition, and burst repetition frequency presets	85
Tab. 5.	Limiting values defined for VSUPHS, VHB, and VGATEHS	38	Tab. 13.	Specified and estimated example tolerances of contributing functions	86
Tab. 6.	Presetting for HP to LP transition and BM to LP transition	73	Tab. 14.	Mode transition power levels modified by adding an offset to SNSCAP	89
Tab. 7.	Presetting for HP to LP transition and ECmin	73	Tab. 15.	Protections overview	115
Tab. 8.	Protection mode and OPP setting (SNSSET resistor R1)	81	Tab. 16.	Abbreviations	135

Figures

Fig. 1.	TEA19161T pinning diagram	9	Fig. 28.	SNSBOOST-PFCCOMP amplifier characteristic	47
Fig. 2.	TEA19162T pinning diagram	12	Fig. 29.	Basic PFC control loop with PFCCOMP	47
Fig. 3.	TEA19162 application diagram	15	Fig. 30.	Soft stop function on PFCCOMP	48
Fig. 4.	TEA19161T application diagram	16	Fig. 31.	On-time at different voltages on the PFCCOMP pin	49
Fig. 5.	TEA19162T block diagram	17	Fig. 32.	PFC demagnetization and valley detection	50
Fig. 6.	TEA19161T block diagram	18	Fig. 33.	SNSCUR senses the PFC MOSFET current	52
Fig. 7.	TEA1916 basic IC supply application	19	Fig. 34.	Soft start SNSCUR pin	53
Fig. 8.	TEA19161 SUPHV, SUPIC, and SUPREG supply system	20	Fig. 35.	X-capacitor discharge with a PFC MOSFET discharge mode	54
Fig. 9.	Typical start-up sequence (Vmains = 100 V (AC))	21	Fig. 36.	X-capacitor discharge operation	55
Fig. 10.	Typical start-up sequence (Vmains = 230 V (AC))	21	Fig. 37.	Disabling the X-capacitor discharge function	57
Fig. 11.	Transformer auxiliary winding on primary side (left, not preferred) and secondary side (right)	23	Fig. 38.	PFC burst mode control using the SNSBOOST pin	60
Fig. 12.	Example of a (new) position of the auxiliary winding for a better coupling to the output voltage	24	Fig. 39.	Internal block diagram SNSBOOST function	60
Fig. 13.	TEA1916 basic IC supply application	27	Fig. 40.	Vcap power control: switch-off at the required VSNSCAP voltage level (Vhs(SNSCAP) and Vls(SNSCAP))	62
Fig. 14.	Supply system for GATELS and GATEHS	30	Fig. 41.	Example of changing VSNSCAP levels (Vhs(SNSCAP) and Vls(SNSCAP) at increasing output power)	63
Fig. 15.	Examples of three different gate circuits	31	Fig. 42.	Vcap control: Vhs(SNSCAP) and Vls(SNSCAP) levels on VSNSCAP	64
Fig. 16.	Simplified model of a MOSFET drive	32	Fig. 43.	VSNSCAP power control and SNSCAP sensing	65
Fig. 17.	Supply system for GATEHS and GATELS	33	Fig. 44.	SNSFB regulation	67
Fig. 18.	Simplified model of charging/discharging the gate of the high-side MOSFET	33	Fig. 45.	Operation modes and levels that can be modified with presets (in red)	68
Fig. 19.	GATEHS current and voltage	35	Fig. 46.	Low-Power (LP) mode switching	69
Fig. 20.	Current in GATEHS	36	Fig. 47.	The burst mode system consists of LP switching and BM hold time	71
Fig. 21.	Voltage on GATEHS and HB	37	Fig. 48.	Regulating the number of LP cycles in a burst to adapt to a new output load for the same Tburst	71
Fig. 22.	Ringing after GATE driver switch-off	40	Fig. 49.	Mode presetting with the values of SNSSET R2 and RSNSOUT	72
Fig. 23.	Example of checking if the gate driver reverse current is OK at switch-off	40			
Fig. 24.	Mains voltage sensing and OTP (SNSMAINS pin)	41			
Fig. 25.	Mains voltage sensing and OTP sensing alternating in time (SNSMAINS pin)	42			
Fig. 26.	Typical external OTP function implementation on SNSMAINS with NTC	43			
Fig. 27.	PFC output regulation using the SNSBOOST pin	45			

Fig. 50.	LP modes: regulation and transitions .....	75	Fig. 74.	Short SNSBOOST track between TEA19161 and TEA19162 .....	110
Fig. 51.	Capacitive mode protection/prevention .....	76	Fig. 75.	SNSFB: A longer but shielded track far from the converter switching .....	111
Fig. 52.	Typical current sensing circuit for SNSCUR ....	77	Fig. 76.	Grounding structure PFC and HBC controllers .....	112
Fig. 53.	Example of running in CMR during a test condition when Vboost is very low .....	77	Fig. 77.	Example of connecting the controllers at separate grounding trees .....	113
Fig. 54.	Presetting TEA1916 using values of four resistors .....	79	Fig. 78.	TEA19161 SNSCUR pin connection .....	113
Fig. 55.	Start-up behavior at different values for resistor RGATELS .....	80	Fig. 79.	SNSMAINS mains sensing resistors placed close to the TEA19162 .....	114
Fig. 56.	VNSCAP control range and OPP .....	82	Fig. 80.	SNSMAINS with and without OTP function using external NTC .....	117
Fig. 57.	Typical power good circuit .....	83	Fig. 81.	SNSOUT OVP function .....	119
Fig. 58.	Time delay VNSCAP-to-HB transition .....	86	Fig. 82.	OVP delay time .....	120
Fig. 59.	Adding an offset on SNSCAP to modify mode transition power levels .....	88	Fig. 83.	OVP triggering using an external function ....	123
Fig. 60.	Typical TEA1916 power consumption distribution in no-load condition .....	90	Fig. 84.	SNSOUT OVP not used; setting function only .....	124
Fig. 61.	Typical current in feedback circuit during burst mode operation .....	91	Fig. 85.	Typical current sensing circuit for SNSCUR ..	125
Fig. 62.	Example of noise spectrum with 800 Hz burst repetition frequency .....	94	Fig. 86.	SNSCUR OCP function disabled using two diodes .....	126
Fig. 63.	HBC only operation with DC boost voltage .....	97	Fig. 87.	SNSCUR: Different Rm resistor values for OCP and CMR .....	127
Fig. 64.	Observe the HBC behavior at variable Vboost voltages .....	98	Fig. 88.	TEA1916 and TEA1995T 240 W power supply .....	128
Fig. 65.	PFC only operation .....	99	Fig. 89.	TEA1916 and TEA1995T 240 W power supply (LLC part) .....	129
Fig. 66.	HBC only operation with DC boost voltage and split SNSBOOST divider .....	100	Fig. 90.	TEA1916 and TEA1995T 240 W power supply (SR part) .....	130
Fig. 67.	HBC and PFC operation with split SNSBOOST divider .....	100	Fig. 91.	TEA1916 and TEA1995T 240 W power supply with function descriptions .....	131
Fig. 68.	Testing the OPP level and timing .....	101	Fig. 92.	TEA1916 and TEA1995T 240 W power supply (LLC part) with function descriptions ..	132
Fig. 69.	SNSCAP divider .....	101	Fig. 93.	TEA1916 and TEA1995T 240 W power supply (SR part) with function descriptions ....	133
Fig. 70.	Load sweep to check the mode transitions and the behavior .....	102	Fig. 94.	PCB layout (prototype) .....	134
Fig. 71.	Two methods of improving application behavior when using two output voltages .....	103			
Fig. 72.	Manually modified probe connection .....	105			
Fig. 73.	Peak rectifier measurement added on the SNSFB and GATEPFC pins .....	106			

## Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>	7.5	Limiting values for the high-side driver GATEHS, SUPHS, and HB	33
1.1	Related documents	3	7.5.1	Supply voltage for the GATEHS output driver (SUPHS pin)	34
1.2	Related products	4	7.5.2	GATEHS switching	34
<b>2</b>	<b>TEA1916 highlights and features</b>	<b>5</b>	7.5.3	HBC circuit behavior and the GATEHS pin	34
2.1	Resonant conversion	5	7.5.4	Limiting values SUPHS and HB	38
2.2	Power factor correction conversion	5	7.5.5	GATEHS limits	38
2.3	TEA19161 and TEA19162 controller combination	6	7.5.5.1	GATEHS voltage	38
2.4	Features and benefits	7	7.5.5.2	GATEHS current	38
2.4.1	Distinctive features	7	7.6	Gate driver switch off and limiting values	39
2.4.2	Green features	7	7.6.1	Determining if switch-off reverse current is still safe	39
2.4.3	Protection features	8	<b>8</b>	<b>TEA19162 PFC functions</b>	<b>41</b>
2.5	Typical areas of application	8	8.1	Mains voltage sensing and OTP (SNSMAINS pin)	41
<b>3</b>	<b>Pinning</b>	<b>9</b>	8.2	Mains voltage sensing (SNSMAINS pin)	42
3.1	TEA19161T (HBC) pin overview	9	8.3	Brownin and brownout (SNSMAINS pin)	42
3.2	TEA19162T (PFC) pin overview	12	8.4	NTC measurement for external OTP (SNSMAINS pin)	43
<b>4</b>	<b>Application diagram</b>	<b>15</b>	8.5	PFC operation	44
4.1	TEA19162	15	8.6	PFC output power and peak current	44
4.2	TEA19161T	16	8.7	PFC output voltage regulation (SNSBOOST pin)	45
<b>5</b>	<b>Block diagram</b>	<b>17</b>	8.8	PFC gate driver (GATEPFC pin)	45
5.1	TEA19162T	17	8.9	PFC on-time control	46
5.2	TEA19161T	18	8.10	PFC soft start and soft stop (SNSCUR and PFCCOM pins)	46
<b>6</b>	<b>Supply functions and start-up</b>	<b>19</b>	8.11	PFCCOMP in the PFC voltage control loop	46
6.1	Basic supply system overview	19	8.11.1	SNSBOOST error amplifier	46
6.2	SUPHV high-voltage supply	19	8.11.2	PFCCOMP voltage	47
6.2.1	Start-up via the SUPHV pin	19	8.11.3	PFCCOMP network	48
6.2.2	SUPHV pin during burst mode operation	22	8.11.4	Soft stop	48
6.2.3	SUPHV during protection	22	8.12	Mains compensation in the PFC voltage control loop	48
6.3	SUPIC supply using HBC transformer auxiliary winding	22	8.13	PFC demagnetization sensing (SNSAUX pin)	49
6.3.1	Auxiliary winding on the HBC transformer	23	8.14	PFC valley sensing (SNSAUX pin)	50
6.3.2	Voltage variations depending on auxiliary winding position: Primary side component	23	8.15	PFC auxiliary sensing circuit	51
6.4	SUPIC pin supply using external voltage	25	8.16	PFC frequency and off-time limiting	51
6.5	SUPREG pin	25	8.17	PFC overcurrent regulation, OCR-PFC, and soft start (SNSCUR pin)	52
6.6	SUPHS pin	25	8.18	Active X-capacitor discharge	53
6.6.1	Initial charging of the SUPHS pin	26	8.18.1	Start active X-capacitor discharge	54
6.6.2	A lower voltage SUPHS pin	26	8.18.2	X-capacitor discharge via a PFC MOSFET operation	54
6.7	Capacitor values on the SUPIC, SUPREG, and SUPHS pins	27	8.18.3	X-capacitor discharge calculations	55
6.7.1	SUPIC pin	27	8.18.3.1	Estimation of average discharge current	56
6.7.1.1	General	27	8.18.4	Reconnecting the mains voltage while discharging	57
6.7.1.2	Start-up	27	8.18.5	Disabling X-capacitor discharge function	57
6.7.1.3	Normal operation	28	8.19	PFC burst mode	58
6.7.1.4	Burst mode operation	28	8.19.1	PFC start and stop	58
6.7.2	Value of the capacitor for the SUPREG pin	29	8.19.1.1	Stop PFC	58
6.7.3	Value of the capacitor for the SUPHS pin	29	8.19.1.2	Start PFC	58
<b>7</b>	<b>MOSFET drivers (GATELS, GATEHS, and GATEPFC)</b>	<b>30</b>	8.19.1.3	Stop PFC (burst mode)	58
7.1	GATEPFC	30			
7.2	GATELS and GATEHS	30			
7.3	MOSFET drivers - General information	31			
7.3.1	Switch-on	31			
7.3.2	Switch-off	31			
7.4	Specification of the gate drivers	32			

8.19.2	SNSBOOST levels .....	59	11.1.4	Power consumption of the resistive divider part for SNSCAP .....	92
<b>9</b>	<b>TEA19161 HBC functions .....</b>	<b>61</b>	11.1.5	Power consumption of the resistive divider for SNSBOOST .....	93
9.1	HBC start and SNSBOOST UVP .....	61	11.1.6	Power consumption estimation at very low load condition .....	93
9.2	Power regulation using Vcap control .....	61	11.2	Audible noise .....	93
9.2.1	Sensing VSNSCAP with resistive and capacitive divider .....	63	11.2.1	Audible noise PFC converter .....	93
9.2.2	Scaling the VSNSCAP range to the SNSCAP pin .....	63	11.2.2	Audible noise HBC converter .....	93
9.2.3	Calculation of the SNSCAP divider value: CSNSCAP(low) and CSNSCAP(high) .....	65	11.2.3	Measures in the coil and transformer construction .....	94
9.2.4	Practical restrictions for SNSCAP divider .....	66	<b>12</b>	<b>Practical system implementation topics .....</b>	<b>95</b>
9.2.5	SNSFB regulation .....	66	12.1	Questions and answers on settings options .....	95
9.3	Operation modes .....	67	12.2	Questions and answers on debugging .....	96
9.3.1	High-Power (HP) mode .....	68	12.3	Start-up and debugging .....	97
9.3.2	Low-Power (LP) mode .....	68	12.3.1	HBC only operation with DC boost voltage .....	97
9.3.2.1	LP-mode switching .....	69	12.3.2	PFC only operation .....	99
9.3.2.2	LP-mode with energy-per-cycle control .....	70	12.3.3	Splitting SNSBOOST for PFC and HBC operation .....	99
9.3.2.3	LP mode with repetition frequency control .....	70	12.3.4	Checking the SNSCAP divider .....	101
9.3.3	Burst mode operation .....	71	12.4	Load sweep for checking the mode transitions and the behavior .....	102
9.3.4	Mode presetting .....	72	12.5	Converter with two output voltages .....	102
9.3.5	Mode transitions .....	74	12.5.1	Regulation of two output voltages using shared feedback .....	103
9.3.5.1	HP to LP transition .....	74	12.5.2	Output voltage coupling by connecting output capacitors .....	104
9.3.5.2	LP to EC/RF transition .....	74	12.6	Checking limiting values in an application .....	105
9.3.6	LP to BM transition .....	75	12.6.1	Measuring recommendations .....	105
9.3.7	Capacitive mode prevention using the SNSCUR pin .....	76	12.6.1.1	Measurement to estimate the signal level added to the result by the voltage probe .....	106
9.3.7.1	Practical application of CMR switching .....	76	12.6.1.2	Extra check: Adding a peak rectifier circuit to the measurement probe .....	106
9.3.7.2	Measuring the voltage on the SNSCUR pin .....	76	12.6.2	TEA19161 VSUPHS, VHB, VGATEHS, VGATELS, and TEA19162 VGATEPFC limiting values .....	107
9.3.7.3	Example of CMR switching in a test condition .....	77	12.6.3	TEA19161 and TEA19162 VSUPIC limiting values .....	107
<b>10</b>	<b>Presetting TEA1916 functionality and power good .....</b>	<b>79</b>	12.6.4	TEA19161 VSUPREG limiting values .....	107
10.1	Setting the soft start power level (RGATELS) .....	80	12.6.5	TEA19161 VSNSFB limiting values .....	107
10.2	Protection mode and OPP setting (SNSSET resistor R1) .....	81	12.6.6	TEA19161 VSNSOUT limiting values .....	107
10.3	Power good (PG) function .....	82	12.6.7	TEA19161 VSNSSET limiting values .....	108
10.4	SNSSET R2: Power level for HP/LP transition .....	83	12.6.8	TEA19161 VSNSCUR limiting values .....	108
10.5	Capacitor value for the SNSSET pin .....	84	12.6.9	TEA19161 VSNSCAP limiting values .....	108
10.6	RSNSOUT: Burst repetition frequency .....	84	12.6.10	TEA19161 VSNSBOOST limiting values .....	108
10.7	Burst mode transition level: SNSSET R2 and RSNSOUT .....	85	12.6.11	TEA19162 VSNSMAINS limiting values .....	109
10.7.1	Time delay VSNSCAP-to-HB transition .....	85	12.6.12	TEA19162 VPFCOMP limiting values .....	109
10.7.2	Accuracy of mode transition levels .....	86	12.6.13	TEA19162 VSNSAUX limiting values .....	109
10.8	Modify power levels for HP-to-LP and burst mode transition .....	87	12.6.14	TEA19162 VSNSCUR limiting values .....	109
10.8.1	Adding an offset to the SNSCAP signal to modify (transition) power levels .....	87	12.6.15	TEA19162 VSNSBOOST limiting values .....	109
10.8.2	Example of changed mode transition power levels .....	88	<b>13</b>	<b>Important PCB layout design rules .....</b>	<b>110</b>
<b>11</b>	<b>Standby or no-load condition in burst mode operation .....</b>	<b>90</b>	13.1	Short SNSBOOST track length .....	110
11.1	No-load power consumption .....	90	13.2	TEA19161: Shielding the SNSFB track .....	111
11.1.1	Power consumption of feedback circuit and output resistive divider .....	91	13.3	TL431 circuit must be compact .....	112
11.1.2	Power consumption of TEA19161 and TEA19162 SUPIC .....	92	13.4	Separate GND connections for TEA19161 and TEA19162 .....	112
11.1.3	Power consumption of SNSMAINS .....	92	13.5	TEA19161: Very short SNSCUR track .....	113
			13.6	TEA19162: Placing of SNSMAINS mains sensing resistors .....	114

<b>14</b>	<b>Protections</b>	<b>115</b>
14.1	PFC protections	116
14.1.1	UVP SUPIC	116
14.1.2	Overtemperature protection (OTP)	116
14.1.2.1	Internal OTP	116
14.1.2.2	External OTP	116
14.1.2.3	Not using the external OTP function	116
14.1.3	UVP SNSMAINS (brownout)	117
14.1.4	OVP SNSBOOST	117
14.1.5	SCP and OLP SNSBOOST	117
14.1.6	OCP SNSCUR	117
14.2	HBC protections	117
14.2.1	UVP SUPIC and SUPREG	117
14.2.2	UVP SUPHS	118
14.2.3	UVP SNSBOOST	118
14.2.4	OVP on the SNSOUT pin	118
14.2.4.1	Time delay until protection	119
14.2.4.2	Auxiliary winding construction for OVP sensing	120
14.2.4.3	Calculation of OVP sensing using auxiliary winding	120
14.2.4.4	Differences between theory and practice: calibration	121
14.2.4.5	Example of calibration and an estimation of tolerance	121
14.2.4.6	Output voltage increase because of time delay	122
14.2.4.7	OVP triggering using an external signal	123
14.2.4.8	Disabling the OVP function on the SNSOUT pin	124
14.2.5	Capacitive mode regulation (CMR)	124
14.2.6	Overcurrent protection (OCP) on the SNSCUR pin	124
14.2.7	Disabling the overcurrent protection (OCP)	126
14.2.8	Adapting trigger values for SNSCUR OCP and CMR	127
14.2.9	Preventing unintended OCP triggering at start-up	127
14.2.10	Internal OTP	127
14.2.11	Overpower protection (OPP)	127
<b>15</b>	<b>Application example: 240 W power supply</b>	<b>127</b>
15.1	Circuit diagrams	127
15.1.1	PFC part	128
15.1.2	LLC part	129
15.1.3	SR part	130
15.2	Circuit diagrams with function descriptions	130
15.2.1	PFC part	131
15.2.2	LLC part	132
15.2.3	SR part	133
15.3	PCB layout	134
<b>16</b>	<b>Abbreviations</b>	<b>135</b>
<b>17</b>	<b>References</b>	<b>136</b>
<b>18</b>	<b>Legal information</b>	<b>137</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 7 April 2021  
Document identifier: AN11801