May 2001 Revised May 2001

GTLP10B320 10-Bit LVTTL/GTLP Transceiver with Split LVTTL Port and Feedback Path

General Description

FAIRCHILD

SEMICONDUCTOR

The GTLP10B320 is a 10-bit Universal bus driver and receiver, with separate LVTTL inputs and outputs and a feedback path for diagnostics, that provides LVTTL to GTLP signal level translation. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transistor logic (GTL) JEDEC standard JESD8-3. Fairchild's GTLP has internal edge-rate control and is process, voltage and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output low level is type ically less than 0.5V, the output level high is 1.5V and the receiver threshold is 1.0V.

Features

- Bidirectional interface between GTLP and LVTTL logic levels
- Variable edge rate control pin to select desired edge rate on GTLP port (V_{ERC})
- V_{REF} pin provides external supply reference voltage for receiver threshold adjustibility
- Split LVTTL inputs and outputs
- Special PVT compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- A feedback path for control and diagnostics monitoring
- TTL compatible driver and control inputs
- Designed using Fairchild advanced BiCMOS technology
- Bushold data inputs on A port to eliminate the need for external pull-up resistors for unused inputs
- Power up/down and power off high impedance for live insertion
- Open drain on GTLP to support wired-or connection
- Flow through pinout optimizes PCB layout
- A Port source/sink –24mA/+24mA
- B Port sink +50mA

Ordering Code:

Order Number	Package Number	Package Description
GTLP10B320MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Device is also available	in Tape and Reel. Specif	y by appending the suffix letter "X" to the ordering code.
1		
1		

© 2001 Fairchild Semiconductor Corporation DS500483

Pin Descri	ptions
Pin Names	Description
OEB, OEC	B Port, C Port Output Enable respectively (Active LOW)
V_{CC} , GND, V_{REF}	Device Supplies
LECLKAB, LECLKBC	A-to-B, B-to-C Latch CLK respectively (Transparent Active HIGH)
SEL	Selects Internal Feedback Path
SAB, SBC	Selects Register or Latch/Transparent Path for A-to-B and B-to-C respectively
B ₀ -B ₉	B Port GTLP I/O
A ₀ -A ₉	A Port LVTTL Inputs
C ₀ -C ₉	C Port LVTTL Outputs
V _{ERC}	Edge Rate Control Pin (GND = Slow Edge Rate) (V_{CC} = Fast Edge Rate)

nection [Diagram		
LECLKAB —	1	56	- SAB
A0 —	2	55	- OEB
v _{cc} —	3	54	- v _{cc}
c ₀ —	4	53	— в _о
A 1 -	5	52	— в ₁
GND -	6	51	- GND
с ₁ —	7	50	— B ₂
A ₂ —	8	49	– ∨ _{cc}
c ₂ —	9	48	— B ₃
A3 —	10	47	- GND
с3 —	11	46	— B ₄
GND —	12	45	- GND
A4 —	13	44	- V _{REF}
с ₄ —	14	43	GND
A5 —	15	42	- V _{ERC}
с ₅ —	16	41	- SEL
A6 —	17	40	- GND
с ₆ —	18	39	— B ₅
GND —	19	38	- GND
A7 —	20	37	— B ₆
C7 —	21	36	− v _{cc}
A8 —	22	35	— _{В7}
GND -	23	34	- GND
с _в —	24	33	— B ₈
Ag —	25	32	— В ₉
V _{CC} —	26	31	− v _{cc}
C9 —	27	30	- OEC
LECLKBC —	28	29	- SBC
			-

Con

Functional Description

The GTLP10B320 is a 10-bit Universal driver and receiver containing D-Type flip-flop, latch, and transparent modes of operation for the data paths. In addition there is an internal feedback path that can be used for diagnostic monitoring or caching schemes. Data flow in each direction is controlled by the clock signals (LECLKAB and LECLKBC) and output enables (\overline{OEB} and \overline{OEC}). The internal feedback path is controlled by the SEL pin and allows data transfer from Port A to Port C without requiring data to be output to the backplane. The internal feedback path is selected with SEL LOW and the B Port pin is selected with SEL HIGH. The data paths can also be configured for latch/transparent or register mode for each direction with the SAB and SBC

pins. Data polarity is non-inverting with the GTLP outputs enabled via the $\overrightarrow{\text{OEB}}$ pin and the LVTTL outputs being enabled via the $\overrightarrow{\text{OEC}}$ pin.

For A-to-B data flow the device is configured into a latch/ transparent or register mode by pin SAB. If SAB is LOW then the register mode is selected and the device operates on the LOW-to-HIGH transition of LECLKAB. If SAB is HIGH then the latch/transparent configuration is selected and a HIGH-to-LOW transition of LECLKAB stores data in the latch. If LECLKAB is HIGH the device is in transparent mode. When OEB is LOW the outputs are active and when OEB is HIGH the outputs are high impedance.

Functional Tables

	Inputs									
OEB	OEC	SAB	SBC	LECLKAB	LECLKBC	Mode (AB)	A _n	Cn	B _n	
0	1	0	Х	↑ (Х	Register	L	Х	L	
0	1	0	Х	↑ (Х	Register	Н	Х	Н	
0	1	0	Х	L	Х	Register	L	Х	B ₀ (Note 1	
0	1	0	Х	L	Х	Register	Н	Х	B ₀ (Note 1	
0	1	1	Х	\downarrow	Х	Latch	L	Х	L	
0	1	1	Х	Н	Х	Buffer	L	Х	L	
0	1	1	Х	\downarrow	Х	Latch	Н	Х	Н	
0	1	1	Х	Н	Х	Buffer	Н	Х	Н	
1	1	Х	Х	Х	Х	High Impedance	Х	Х	Z	

Note 1: Output level before the indicated steady state input conditions were established. Note 2: The data flow of B-to-C is similar except that $\overline{\text{OEC}}$, SBC and LECLKBC are used.

				In	puts				Outputs
OEB	OEC	SAB	SBC	LECLKAB	LECLKBC	Mode (AB/BC)	A _n	B _n	C _n
0	0	0	0	↑ (↑	Register/Register	L	L	L
0	0	0	0	↑ (↑	Register/Register	Н	Н	Н
0	0	0	0	L	↑	Register/Register	Х	B ₀ (Note 4)	B ₀ (Note 4
0	0	0	0	↑ (L	Register/Register	L	L	B ₀ (Note 4
0	0	0	0	↑ (L	Register/Register	Н	Н	B ₀ (Note 4
0	0	0	0	L	L	Register/Register	Х	B ₀ (Note 4)	B ₀ (Note 4
0	0	0	1	↑ (\downarrow	Register/Latch	L	L	L
0	0	0	1	↑ (Н	Register/Buffer	L	L	L
0	0	0	1	↑ (\downarrow	Register/Latch	Н	Н	Н
0	0	0	1	↑ (Н	Register/Buffer	Н	Н	Н
0	0	0	1	L	\downarrow	Register/Latch	Х	B ₀ (Note 4)	B ₀ (Note 4
0	0	0	1	L	Н	Register/Buffer	Х	B ₀ (Note 4)	B ₀ (Note 4
0	0	0	1	L	L	Register/Latch	Х	B ₀ (Note 4)	B ₀ (Note 4
0	0	1	0	\downarrow	Ŷ	Latch/Register	L	L	L
0	0	1	0	\downarrow	↑	Latch/Register	Н	Н	Н
0	0	1	0	\downarrow	L	Latch/Register	L	L	B ₀ (Note 4
0	0	1	0	\downarrow	L	Latch/Register	Н	Н	B ₀ (Note 4
0	0	1	0	Н	↑	Buffer/Register	L	L	L
0	0	1	0	Н	↑	Buffer/Register	Н	Н	Н
0	0	1	0	L	L	Latch/Register	Х	B ₀ (Note 4)	B ₀ (Note 4
0	0	1	1	\downarrow	\downarrow	Latch/Latch	L	L	L
0	0	1	1	\downarrow	\downarrow	Latch/Latch	Н	Н	Н
0	0	1	1	Н	Н	Buffer/Buffer	L	L	L
0	0	1	1	Н	Н	Buffer/Buffer	Н	Н	Н
1	1	Х	Х	Х	Х	High Impedance	Х	Z	Z

Note 3: Function identical for $\overline{SEL} = 1$ if timing requirements for propagation delay to output and set-up to LECLKBC are met at B Port. Note 4: Output level before the indicated steady state input conditions were established.

GTLP10B320



Absolute Maximum Ratings(Note 5)

	•	
Supply Voltage (V _{CC})	-0.5V to +4.6V	Conditions
DC Input Voltage (VI)	-0.5V to +4.6V	Supply Voltage V _{CC} 3
DC Output Voltage (V _O)		Bus Termination Voltage (V _{TT})
Outputs 3-STATE	-0.5V to +4.6V	GTLP 1
Outputs Active (Note 6)	-0.5V to +4.6V	V _{REE} 0
DC Output Sink Current into		Input Voltage (V _I)
C Port I _{OL}	48 mA	on A Port and Control Pins
DC Output Source Current from		HIGH Level Output Current (I _{OH})
C Port I _{OH}	–48 mA	C Port
DC Output Sink Current into		LOW Level Output Current (I _{OL})
B Port in the LOW State, I _{OL}	100 mA	C Port
DC Input Diode Current (IIK)		B Port
V ₁ < 0V	–50 mA	Operating Temperature (T _A) -4
DC Output Diode Current (I _{OK})		Note 5: Absolute Maximum Ratings are those values be
V _O < 0V	–50 mA	safety of the device cannot be guaranteed. The device she ated at these limits. The parametric values defined in the
ESD Rating	>2000V	acteristics" table are not guaranteed at the absolute maxi
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	"Recommended Operating Conditions" table will define the actual device operation.
		Note 6: ${\rm I}_{\rm O}$ Absolute Maximum Rating must be observed.

Recommended Operating onditions 3.15V to 3.45V pply Voltage V_{CC}

GTLP10B320

oupply volidge vCC	0.100 10 0.400
Bus Termination Voltage (V _{TT})	
GTLP	1.47V to 1.53V
V _{REF}	0.98V to 1.02V
Input Voltage (V _I)	
on A Port and Control Pins	0.0V to V_{CC}
HIGH Level Output Current (I _{OH})	
C Port	-24 mA
LOW Level Output Current (I _{OL})	
C Port	+24 mA
B Port	+50 mA
Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$
Note 5: Absolute Maximum Ratings are those of safety of the device cannot be guaranteed. The d ated at these limits. The parametric values define acteristics" table are not guaranteed at the absol "Recommended Operating Conditions" table will satural device accertains.	evice should not be oper- ed in the "Electrical Char- ute maximum rating. The

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, V_{RFF} = 1.0V (unless otherwise noted).

s	ymbol	Test Cond	itions	Min	Typ (Note 7)	Max	Units
VIH	B Port			V _{REF} + 0.05		V _{TT}	V
	Others			2.0		1	v
V _{IL}	B Port			0.0		V _{REF} - 0.05	
	Others	1				0.8	V
V _{REF}	B Port			0.7	1.0	1.3	V
V _{TT}	B Port			V_{REF} + 50 mV	1.5	V _{CC}	V
V _{IK}		V _{CC} = 3.15V	I _I = -18 mA			-1.2	V
V _{OH}	C Port	V _{CC} = Min to Max (Note 8)	I _{OH} = -100 μA	V _{CC} -0.2		1 1	
		V _{CC} = 3.15V	I _{OH} = -8 mA	2.4			V
			I _{OH} = -24mA	2.2			
V _{OL}	C Port	V _{CC} = Min to Max (Note 8)	I _{OL} = 100 μA			0.2	
		$V_{CC} = 3.15V$	I _{OL} = 8 mA			0.4	V
			I _{OL} = 24 mA			0.5	
	B Port	$V_{CC} = 3.15V$	I _{OL} = 40 mA			0.4	V
			I _{OL} = 50 mA			0.5	v
I _I	Control Pins	$V_{CC} = 3.45V$	$V_{I} = 3.45V$			10	μΑ
	and A Port		$V_I = 0V$			-10	
	B Port	V _{CC} = 3.45V	$V_I = V_{TT}$			5	
			$V_I = 0$			-5	μA
I _{OFF}	A or C Ports, Control Pins	V _{CC} = 0	V_{I} or $V_{O} = 0$ to 3.45V			30	μΑ
	B Port	$V_{CC} = 0$	V_{I} or $V_{O} = 0$ to 1.5V			30	μA
I _{I (HOLD)}	A Port	V _{CC} = 3.15V	$V_l = 0.8V$	75			μA
			V _I = 2.0V			-75	
I _{OZH}	C Port	$V_{CC} = 3.45V$	$V_0 = 3.45V$			10	μA
	B Port		V _O = 1.5V			5	
I _{OZL}	C Port	V _{CC} = 3.45V	$V_0 = 0V$			-10	μA
	B Port		$V_{O} = 0.55V$			-5	
I _{PU/PD}	All Ports	$V_{CC} = 0$ to 1.5V	$V_{I} = 0$ to 3.45V			30	μΑ

GTLP10B320

DC Electrical Characteristics (Continued)

Symbol		Test Condition	Min	Typ (Note 7)	Max	Units	
I _{CC}	A or B Ports $V_{CC} = 3.45V$		Outputs HIGH		27	45	
	or C Port	$I_{O} = 0$	Outputs LOW		27	45	mA
		$V_I = V_{CC}/V_{TT}$ or GND	Outputs Disabled		27	45	
ΔI_{CC}	A Port and	$V_{CC} = 3.45V,$	One Input at V _{CC}			2	mA
(Note 9)	Control Pins	A or Control Inputs at $V_{\mbox{CC}}$ or GND	–0.6V				
Ci	Control Pins		$V_I = V_{CC} \text{ or } 0$			4.5	
	and A Port						pF
	C Port		$V_I = V_{CC}$ or 0			6	рг
	B Port		$V_I = V_{CC}$ or 0			9	

Note 7: All typical values are at V_{CC} = 3.3V and T_A = 25°C.

Note 8: For conditions shown as Min, use the appropriate value specified under recommended operating conditions.

Note 9: This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Note: GTLP V_{REF} and V_{TT} are specified to 2% tolerance since signal integrity and noise margin can be significantly degraded if these supplies are noisy. In addition, V_{TT} and R_{TERM} can be adjusted beyond the recommended operating to accommodate backplane impedances other than 50 Ω , but must remain within the boundaries of the DC Absolute Maximum Ratings. Similarly, V_{REF} can be adjusted to optimize noise margin.

AC Operating Requirements

Over recommended ranges of supply voltage and operating free-air temperature, V_{REF} = 1.0V (unless otherwise noted).

	Symbol		Test Conditions	Min	Max	Unit
f _{MAX}	Maximum Clock Freque	ency		150		MHz
t _{WIDTH}	Pulse Duration		LECLKAB, LECLKBC HIGH or LOW	3.0		ns
t _{SET}	Setup Time	SAB = 0	A before LECLKAB1	2.1		
		SBC = 0	B before LECLKBC1	2.6		
	$SAB = 1, \overline{SEL} = 1$	1, SBC = 0	A before LECLKBC1	6.8		
	$SAB = 1, \overline{SEL} = 0$	0, SBC = 0	A before LECLKBC [↑]	3.0		
		SAB = 1	A before LECLKAB↓	1.7		ns
		SBC = 1	B before LECLKBC↓	2.2		
	$SAB = 1, \overline{SEL} = 1$	1, SBC = 1	A before LECLKBC↓	6.4		
	$SAB = 1, \overline{SEL} = 0$	0, SBC = 1	A before LECLKBC↓	2.8		
t _{HOLD}	Hold Time	SAB = 0	A after LECLKAB↑	2.0		
		SBC = 0	B after LECLKBC↑	1.6		
	$SAB = 1, \overline{SEL} = 1$	1, SBC = 0	A after LECLKBC1	-1.4		
	$SAB = 1, \overline{SEL} = 0$	0, SBC = 0	A after LECLKBC1	1.4		
		SAB = 1	A after LECLKAB↓	2.5		ns
		SBC = 1	B after LECLKBC↓	2.1		
	$SAB = 1, \overline{SEL} = 1$	1, SBC = 1	A after LECLKBC↓	-1.0		
	$SAB = 1, \overline{SEL} = 0$	0, SBC = 1	A after LECLKBC↓	1.6		

	30 pF for B Port and C					
Symbol	From (Input)	To (Output)	Min	Typ (Note 10)	Max	Unit
t _{PLH}	A _n	B _n	2.0	4.2	7.5	
t _{PHL}	· •n	SAB = 1	1.1	2.7	4.9	ns
t _{PLH}	LECLKAB	Bn	2.2	4.5	6.7	
t _{PHL}		" SAB = 1	1.3	3.0	5.6	ns
t _{PLH}	LECLKAB	B _n	2.5	4.8	7.1	
t _{PHL}		 SAB = 0	1.4	3.1	5.7	ns
t _{PLH}	B _n	Cn	1.4	2.6	4.4	
t _{PHL}		SBC = 1	1.6	2.9	5.0	ns
t _{PLH}	LECLKBC	C _n	1.2	2.5	4.5	
t _{PHL}			1.5	2.9	5.0	ns
t _{PLH}	LECLKBC	C _n	1.3	2.6	4.6	
t _{PHL}		SBC = 0	1.5	2.9	5.0	ns
t _{PLH}	A _n	C _n	3.3	6.1	10.3	
t _{PHL}		SEL = 1, SAB = 1, SBC = 1	2.4	5.1	8.0	ns
t _{PLH}	A _n	C _n	1.5	3.0	5.4	
t _{PHL}		$\overline{SEL} = 0$, $SAB = 1$, $SBC = 1$	1.9	3.4	5.8	ns
t _{PLH}	LECLKAB	C _n	2.6	6.5	9.5	ns
t _{PHL}		$\overline{SEL} = 1$, $SAB = 1$, $SBC = 1$	3.0	5.5	8.6	115
t _{PLH}	LECLKAB	C _n	1.8	3.4	6.0	ns
t _{PHL}		$\overline{SEL} = 0$, $SAB = 1$, $SBC = 1$	1.9	3.6	6.3	110
t _{PLH}	LECLKAB	C _n	2.7	6.8	10.0	ns
t _{PHL}		$\overline{SEL} = 1$, $SAB = 0$, $SBC = 1$	2.9	5.5	8.6	
t _{PLH}	LECLKAB	C _n	1.8	3.5	6.3	ns
t _{PHL}		$\overline{SEL} = 0$, $SAB = 0$, $SBC = 1$	2.0	3.7	6.5	
t _{RISE}		Outputs (20% to 80%)		2.2		
t _{FALL}		Outputs (80% to 20%)		1.8		ns
t _{RISE}		Outputs (10% to 90%)		1.5		
t _{FALL}	Transition Time, C	Outputs (90% to 10%)		1.6		
t _{PLH}	SEL	C _n	1.2	2.8	4.9	ns
t _{PHL}			1.5	2.8	5.3	115
t _{PZH} , t _{PZL}	OEB	B _n	1.1	2.8	5.2	
t _{PHZ} , t _{PLZ}			2.0	4.3	8.9	ns
t _{PZH} , t _{PZL}	OEC	Cn	1.2	2.9	5.3	
t _{PHZ} , t _{PLZ}			1.4	2.8	4.9	ns

GTLP10B320

7

0
2
ŝ
ш
0
<u> </u>
Δ
F
Ö
-

AC Electrical Characteristics

Over recommended range of supply voltage and operating free air temperature, $V_{REF} = 1.0V$ (unless otherwise noted).

Symbol	From To		Min	Тур	Max	Unit	
Symbol	(Input)	(Output)		(Note 11)	1		
^I PLH	A _n	B _n	1.6	3.9	7.2	ns	
PHL		SAB = 1	0.7	2.4	4.7	113	
t _{PLH}	LECLKAB	B _n	1.7	4.1	6.3	ns	
t _{PHL}		SAB = 1	0.9	2.7	5.4		
^t PLH	LECLKAB	B _n	2.0	4.4	6.7	ns	
t _{PHL}		SAB = 0	1.0	2.7	5.4		
t _{PLH}	B _n	C _n	0.4	1.8	3.7	ns	
t _{PHL}		SBC = 1	0.6	2.2	4.3	ns	
t _{PLH}	LECLKBC	C _n	0.2	1.8	3.9		
t _{PHL}		SBC = 1	0.4	2.0	4.3	ns	
t _{PLH}	LECLKBC	C _n	0.3	1.8	4.0	1	
t _{PHL}		SBC = 0	0.4	2.1	4.3	ns	
t _{PLH}	A _n	C _n	2.1	5.1	9.3	-	
t _{PHL}		$\overline{SEL} = 1$, $SAB = 1$, $SBC = 1$	1.0	4.1	7.1	ns	
t _{PLH}	A _n	C _n	0.5	2.3	4.8	ns	
t _{PHL}		$\overline{SEL} = 0$, $SAB = 1$, $SBC = 1$	0.8	2.6	5.2	113	
t _{PLH}	LECLKAB	C _n	1.1	5.3	8.5	ns	
t _{PHL}		$\overline{SEL} = 1$, $SAB = 1$, $SBC = 1$	1.4	4.3	7.6		
t _{PLH}	LECLKAB	C _n	0.8	2.6	5.4	ns	
t _{PHL}		$\overline{SEL} = 0$, $SAB = 1$, $SBC = 1$	0.9	2.8	5.6	115	
t _{PLH}	LECLKAB	C _n	1.2	5.6	9.0	ns	
t _{PHL}		$\overline{SEL} = 1$, $SAB = 0$, $SBC = 1$	1.3	4.3	7.6	10	
t _{PLH}	LECLKAB	Cn	0.9	2.8	5.6	ns	
t _{PHL}		$\overline{SEL} = 0$, $SAB = 0$, $SBC = 1$	0.9	2.9	5.8	113	
t _{RISE}	Transition Time, B Outputs (20% to 80%)			2.0			
t _{FALL}	Transition Time, B O		1.8		ns		
t _{RISE}	Transition Time, C O		0.6		5		
t _{FALL}	Transition Time, C Outputs (90% to 10%)			0.7			
t _{PLH}	SEL	Cn	0.3	1.7	4.3	20	
t _{PHL}			0.4	2.3	4.6	ns	
t _{PZH} , t _{PZL}	OEB	B _n	0.8	2.5	4.8		
t _{PHZ} , t _{PLZ}			1.6	4.0	8.5	ns	
t _{PZH} , t _{PZL}	OEC	C _n	0.6	2.0	4.0		
t _{PHZ} , t _{PLZ}			0.6	1.9	3.7	ns	

Note 11: All typical values are at $V_{CC} = 3.3V$, and $T_A = 25^{\circ}C$.

Over recommended range of supply voltage and operating free air temperature, $V_{REF} = 1.0V$ (unless otherwise noted). $V_{FRC} = V_{CC}$, $C_{L} = 30 \text{ pF for B Port and } C_{L} = 50 \text{ pF for C Port.}$

GTLP10B320

Symbol	From	То	Min	Тур	Max	Unit	
	(Input)	(Output)		(Note 12)			
t _{PLH}	A _n	B _n	1.2	3.3	7.3	ns	
t _{PHL}		SAB = 1	0.8	2.3	4.5	115	
t _{PLH}	LECLKAB	B _n	1.4	3.7	6.0		
t _{PHL}		SAB = 1	1.0	2.6	5.1	ns	
t _{PLH}	LECLKAB	B _n	1.6	3.9	6.3	ns	
t _{PHL}		SAB = 0 1.1		2.7	5.2	115	
t _{PLH}	A _n	C _n	1.6	5.3	8.1	8.1 ns 7.5	
t _{PHL}		SEL = 1, SAB = 1, SBC = 1	2.0	4.7	7.5		
t _{PLH}	LECLKAB	C _n	1.7	5.7	8.8	ns	
t _{PHL}		$\overline{SEL} = 1$, $SAB = 1$, $SBC = 1$	2.2	5.1	8.1	115	
t _{PLH}	LECLKAB	C _n	1.8	5.9	9.1	ns	
t _{PHL}		SEL = 1, SAB = 0, SBC = 1	2.3	5.1	8.2	115	
t _{RISE}	Transition Time, B Outputs (20% to 80%)			1.8		ns	
t _{FALL}	Transition Time, B Outputs (80% to 20%)			1.4		115	
t _{PZH} , t _{PZL}	OEB	B _n	0.5	2.4	4.7		
t _{PHZ} , t _{PLZ}		1.7		3.4	5.9) ns	

AC Electrical Characteristics

Over recommended range of supply voltage and operating free air temperature, $V_{REF} = 1.0V$ (unless otherwise noted). $V_{ERC} = V_{CC}$. $C_L = 10 \text{ pF}$ for B Port and $C_L = 10 \text{ pF}$ for C Port.

Cumhal	From	То	Min	Тур	Max	Unit	
Symbol	(Input)	(Output)		(Note 13)			
t _{PLH}	A _n	Bn	0.8	3.0	7.0	ns	
t _{PHL}		SAB = 1	0.5	2.1	4.3	115	
t _{PLH}	LECLKAB	B _n	0.6	3.2	5.7	nc	
t _{PHL}		SAB = 1	0.6	2.3	4.8	ns	
t _{PLH}	LECLKAB	B _n	0.8	3.5	6.0	ns	
t _{PHL}		SAB = 0	0.7	2.4	4.9		
t _{PLH}	A _n	Cn	0.2	4.2	8.1	nc	
t _{PHL}		$\overline{SEL} = 1$, $SAB = 1$, $SBC = 1$	0.6	3.7	6.6	ns	
t _{PLH}	LECLKAB	C _n	0.2	4.5	7.7	ns	
t _{PHL}		$\overline{SEL} = 1$, $SAB = 1$, $SBC = 1$	0.7	3.9	7.2	115	
t _{PLH}	LECLKAB	C _n	0.3	4.8	8.0	ns	
t _{PHL}		SEL = 1, SAB = 0, SBC = 1 0.8		3.9	7.2	115	
t _{RISE}	Transition Time, B Outputs (20% to 80%)			1.4		ns	
t _{FALL}	Transition Time, B O	n Time, B Outputs (80% to 20%)		1.2		115	
t _{PZH} , t _{PZL}	OEB	B _n 0.2 2		2.1	4.4		
t _{PHZ} , t _{PLZ}			1.3	3.0	5.5	ns	

Note 13: All typical values are at V_{CC} = 3.3V, and T_A = 25°C.

AC Extended Electrical Characteristics

Over recommended ranges of supply voltage and operating free air temperature $V_{REF} = 1.0V$ (unless otherwise noted). C₁ = 30 pF for B Port and C₁ = 50 pF for C Port.

Symbol	Path	From	То	Mode	Max	Unit	
t _{OSLH} (Note 14)	A	B _n	B _(n+1)	SAB = 1	0.5	ns	
t _{OSHL} (Note 14)					0.4		
t _{PVHL} (Note 15)(Note 16)	A	Bn	B _(n+1)	SAB = 1	2.0	ns	
t _{OSLH} (Note 14)	LECLKAB	B _n	B _(n+1)	SAB = 1	0.5	ns	
t _{OSHL} (Note 14)					0.4		
t _{PVHL} (Note 15)(Note 16)	LECLKAB	Bn	B _(n+1)	SAB = 1	2.0	ns	
t _{OSLH} (Note 14)	LECLKAB	B _n	B _(n+1)	SAB = 0	0.5		
t _{OSHL} (Note 14)					0.4	ns	
t _{PVHL} (Note 14)(Note 15)	LECLKAB	B _n	B _(n+1)	SAB = 0	2.0	ns	
t _{OSLH} (Note 14)	В	Cn	C _(n+1)	SBC = 1	0.4	ns	
t _{OSHL} (Note 14)					0.4		
t _{OST} (Note 14)	В	C _n	C _(n+1)	SBC = 1	1.0	ns	
t _{PV} (Note 15)	В	Cn	C _(n+1)	SBC = 1	1.5	ns	
t _{OSLH} (Note 14)	LECLKBC	C _n	C _(n+1)	SBC = 1	0.4		
t _{OSHL} (Note 14)					0.4	ns	
t _{OST} (Note 14)	LECLKBC	Cn	C _(n+1)	SBC = 1	1.0	ns	
t _{PV} (Note 15)	LECLKBC	Cn	C _(n+1)	SBC = 1	1.5	ns	
t _{OSLH} (Note 14)	LECLKBC	Cn	C _(n+1)	SBC = 0	0.4	ns	
t _{OSHL} (Note 14)					0.4		
t _{OST} (Note 14)	LECLKBC	Cn	C _(n+1)	SBC = 0	1.0	ns	
t _{PV} (Note 15)	LECLKBC	Cn	C _(n+1)	SBC = 0	1.5	ns	
t _{OSLH} (Note 14)	SEL	Cn	C _(n+1)	1	0.4	1	
t _{OSHL} (Note 14)			()		0.4	ns	
t _{OST} (Note 14)	SEL	Cn	C _(n+1)		1.0	ns	
t _{PV} (Note 15)	SEL	C _n	C _(n+1)		1.2	ns	

Note 14: t_{OSHL}/t_{OSLH} and t_{OST} - Output to output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V_{CC} and temperature and apply to any outputs switching in the same direction either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 15: tpv - Part to part skew is defined as the absolute value of the difference between the actual propagation delay for all outputs from device to device. The parameter is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 16: Due to the open drain structure on GTLP outputs t_{OST} and t_{PV(LH)} in the A-to-B direction are not specified. Skew on these paths is dependent on the V_{TT} and R_T values on the backplane.



All input pulses have the following characteristics: Frequency = 10MHz, $t_{RISE} = t_{FALL} = 2$ ns (10% to 90%), $Z_O = 50\Omega$ The outputs are measured one at a time with one transition per measurement.

