MOSFET – Power, Single, P-Channel, SOT-23

-30 V, -1.95 A

Features

- Leading Planar Technology for Low Gate Charge/Fast Switching
- Low R_{DS(ON)} for Low Conduction Losses
- SOT-23 Surface Mount for Small Footprint (3 x 3 mm)
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and **PPAP** Capable
- These Devices are Pb-Free and are RoHS Compliant

Applications

- DC to DC Conversion
- Load/Power Switch for Portables and Computing
- Motherboard, Notebooks, Camcorders, Digital Camera's, etc.
- Battery Charging Circuits

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parame	Symbol	Value	Unit		
Drain-to-Source Voltage	V_{DSS}	-30	V		
Gate-to-Source Voltage	V _{GS}	±20	V		
Drain Current (Note 1)	t < 10 s T _A = 25°C		I _D	-1.95	Α
		T _A = 70°C		-1.56	
Power Dissipation (Note 1)	t < 10 s		P _D	1.25	W
Continuous Drain Current	Steady State	T _A = 25°C	I _D	-1.13	Α
(Note 1)	State	T _A = 70°C		-0.90	
Power Dissipation (Note 1)	Steady State		P _D	0.4	W
Pulsed Drain Current	t _p =	10 μs	I _{DM}	-6.8	Α
Operating Junction and Sto	T _J , T _{STG}	–55 to 150	°C		
Source Current (Body Diod	I _S	-1.25	Α		
Lead Temperature for Sold (1/8 in from case for 10 s)	ering Purp	oses	TL	260	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	300	°C/W
Junction-to-Ambient - t = 10 s (Note 1)	$R_{\theta JA}$	100	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface-mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq. [1 oz] including traces).




ON Semiconductor®

www.onsemi.com


V _{(BR)DSS} R _{DS(on)} TYP		I _D Max (Note 1)
-30 V	155 mΩ @ –10 V	1 05 4
	240 mΩ @ -4.5 V	–1.95 A

P-Channel MOSFET





SOT-23 **CASE 318** STYLE 21



MARKING DIAGRAM/

TR2 = Device Code = Date Code* = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or overbar may vary depending upon manufacturing location.

ORDERING INFORMATION

Device	Package	Shipping†
NTR4502PT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel
NVTR4502PT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Electrical Characteristics (T_J = 25°C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	-		•			-	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$		-30			V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V}, V_{DS} = -30 \text{ V}$	$V_{GS} = 0 \text{ V}, V_{DS} = -30 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$			-1	μΑ
			T _J = 55°C			-10	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = -250 \mu$	ıA	-1.0		-3.0	V
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = −10 V, I _D = −1.95	A		155	200	mΩ
		V _{GS} = -4.5 V, I _D = -1.5	А		240	350	
Forward Transconductance	9FS	V _{DS} = -10 V, I _D =-1.25	A		3		S
CHARGES AND CAPACITANCES	•						
Input Capacitance	C _{ISS}	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz, } V_{DS} = -15 \text{ V}$			200		pF
Output Capacitance	Coss				80		
Reverse Transfer Capacitance	C _{RSS}				50		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = -10 \text{ V}, V_{DS} = -15 \text{ V}; I_D = -1.95 \text{ A}$			6	10	nC
Threshold Gate Charge	Q _{G(TH)}				0.3		
Gate-to-Source Charge	Q_{GS}				1		
Gate-to-Drain Charge	Q_{GD}	1			1.7		
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t _{d(ON)}	V _{GS} =-10 V, V _{DD} = -15	V,		5.2	10	ns
Rise Time	t _r	$I_D = -1.95 \text{ A}, R_G = 6 \Omega$	2		12	20	
Turn-Off Delay Time	t _{d(OFF)}				19	35	1
Fall Time	t _f				17.5	30	1
DRAIN-SOURCE DIODE CHARACTERISTI	CS (Note 3)				-	-	-
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V, I _S = -1.25 A			-0.8	-1.2	V
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, dI_{SD}/d_t = 100 \text{ A/}\mu\text{s}, I_S = -1.25 \text{ A}$			23		ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics for the listed test conditions, performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Surface–mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq. [1 oz] including traces).

3. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.







Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Gate-to-Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current







SOT-23 (TO-236) CASE 318 ISSUE AT

DATE 01 MAR 2023









NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIM	ETERS			INCHES	
DIM	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
С	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
Ε	1.20	1.30	1.40	0.047	0.051	0.055
e	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
HE	2.10	2.40	2.64	0.083	0.094	0.104
Т	0*		10°	0*		10*






XXX = Specific Device Code

M = Date Code

■ = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Reportant Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236)		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



SOT-23 (TO-236) CASE 318 ISSUE AT

DATE 01 MAR 2023

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE	ı	
STYLE 9:	STYLE 10:	STYLE 11:	STYLE 12: PIN 1. CATHODE 2. CATHODE 3. ANODE	STYLE 13:	STYLE 14:
PIN 1. ANODE	PIN 1. DRAIN	PIN 1. ANODE		PIN 1. SOURCE	PIN 1. CATHODE
2. ANODE	2. SOURCE	2. CATHODE		2. DRAIN	2. GATE
3. CATHODE	3. GATE	3. CATHODE-ANODE		3. GATE	3. ANODE
STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:	STYLE 19:	STYLE 20:
PIN 1. GATE	PIN 1. ANODE	PIN 1. NO CONNECTION	PIN 1. NO CONNECTION	I PIN 1. CATHODE	PIN 1. CATHODE
2. CATHODE	2. CATHODE	2. ANODE	2. CATHODE	2. ANODE	2. ANODE
3. ANODE	3. CATHODE	3. CATHODE	3. ANODE	3. CATHODE-ANODE	3. GATE
STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:	STYLE 25:	STYLE 26:
PIN 1. GATE	PIN 1. RETURN	PIN 1. ANODE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE
2. SOURCE	2. OUTPUT	2. ANODE	2. DRAIN	2. CATHODE	2. ANODE
3. DRAIN	3. INPUT	3. CATHODE	3. SOURCE	3. GATE	3. NO CONNECTION
STYLE 27: PIN 1. CATHODE 2. CATHODE 3. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE 3. ANODE				

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-23 (TO-236)		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales