

Freescale Semiconductor Addendum

Document Number: QFN\_Addendum Rev. 0, 07/2014

# Addendum for New QFN Package Migration

This addendum provides the changes to the 98A case outline numbers for products covered in this book. Case outlines were changed because of the migration from gold wire to copper wire in some packages. See the table below for the old (gold wire) package versus the new (copper wire) package.

To view the new drawing, go to Freescale.com and search on the new 98A package number for your device.

For more information about QFN package use, see EB806: *Electrical Connection Recommendations for the Exposed Pad on QFN and DFN Packages*.



© Freescale Semiconductor, Inc., 2014. All rights reserved.



\_\_\_\_\_

Part Number	Package Description	Original (gold wire) package document number	Current (copper wire) package document number
MC68HC908JW32	48 QFN	98ARH99048A	98ASA00466D
MC9S08AC16			
MC9S908AC60			
MC9S08AC128			
MC9S08AW60			
MC9S08GB60A			
MC9S08GT16A			
MC9S08JM16			
MC9S08JM60			
MC9S08LL16			
MC9S08QE128			
MC9S08QE32			
MC9S08RG60			
MCF51CN128			
MC9RS08LA8	48 QFN	98ARL10606D	98ASA00466D
MC9S08GT16A	32 QFN	98ARH99035A	98ASA00473D
MC9S908QE32	32 QFN	98ARE10566D	98ASA00473D
MC9S908QE8	32 QFN	98ASA00071D	98ASA00736D
MC9S08JS16	24 QFN	98ARL10608D	98ASA00734D
MC9S08QB8			
MC9S08QG8	24 QFN	98ARL10605D	98ASA00474D
MC9S08SH8	24 QFN	98ARE10714D	98ASA00474D
MC9RS08KB12	24 QFN	98ASA00087D	98ASA00602D
MC9S08QG8	16 QFN	98ARE10614D	98ASA00671D
MC9RS08KB12	8 DFN	98ARL10557D	98ASA00672D
MC9S08QG8			
MC9RS08KA2	6 DFN	98ARL10602D	98ASA00735D

# Freescale Semiconductor

Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

# MC9S08LL16 Series Covers: MC9S08LL16 and MC9S08LL8

#### Features

- 8-Bit HCS08 Central Processor Unit (CPU)
  - Up to 20-MHz CPU at 3.6V to 1.8V across temperature range of -40°C to 85°C
  - HC08 instruction set with added BGND instruction
  - Support for up to 32 interrupt/reset sources
- On-Chip Memory
  - Dual Array FLASH read/program/erase over full operating voltage and temperature
  - Random-access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and FLASH contents
- Power-Saving Modes
  - Two low power stop modes
  - Reduced power wait mode
  - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
  - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents.
  - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
  - 6 usec typical wake up time from stop3 mode
- Clock Source Options
  - Oscillator (XOSC) Loop-control Pierce oscillator; Crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies from 1MHz to 10 MHz.
- System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock
  - Low-Voltage Warning with interrupt
  - Low-Voltage Detection with reset or interrupt
  - Illegal opcode and illegal address detection with reset
- Flash block protection
- Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)

Document Number: MC9S08LL16 Rev. 7, 1/2013

48-LQFP

Case 932





- On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes. Eight deep FIFO for storing change-of-flow addresses and event-only data. Debug module supports both tag and force breakpoints
- Peripherals
  - LCD 4x28 or 8x24 LCD driver with internal charge pump and option to provide an internally regulated LCD reference that can be trimmed for contrast control.
  - ADC 8-channel, 12-bit resolution; 2.5 μs conversion time; automatic compare function; temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6V to 1.8V
  - ACMP Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
  - SCI Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake up on active edge
  - SPI— Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
  - IIC IIC with up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10-bit addressing
  - TPMx Two 2-channel (TPM1 and TPM2); Selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel;
  - TOD— (Time Of Day) 8-bit quarter second counter with match register; External clock source for precise time base, time-of-day, calendar or task scheduling functions; Free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components.
- Input/Output
  - 38 GPIOs, 2 output-only pins
  - 8 KBI interrupts with selectable polarity
  - Hysteresis and configurable pull up device on all input pins; Configurable slew rate and drive strength on all output pins.
- Package Options
  - 64-LQFP, 48-LQFP and 48-QFN



# **Table of Contents**

1	Devi	ces in the MC9S08LL16 Series
2	Pin A	Assignments
3	Elec	trical Characteristics
	3.1	Introduction
	3.2	Parameter Classification
	3.3	Absolute Maximum Ratings 10
	3.4	Thermal Characteristics
	3.5	ESD Protection and Latch-Up Immunity 12
	3.6	DC Characteristics
	3.7	Supply Current Characteristics 25
	3.8	External Oscillator (XOSCVLP) Characteristics 27
	3.9	Internal Clock Source (ICS) Characteristics 28

3.10 AC Characteristics
3.10.1 Control Timing
3.10.2TPM Module Timing
3.10.3SPI Timing
3.11 Analog Comparator (ACMP) Electricals
3.12 ADC Characteristics
3.13 LCD Specifications
3.14 Flash Specifications
3.15 EMC Performance
3.15.1 Radiated Emissions
Ordering Information
4.1 Device Numbering System41

# **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

4

### http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
1	9/2008	Initial Release.
2	10/2008	Updated electrical characteristics.
3	01/2009	Corrected 48-Pin QFN/LQFP pinouts for pins 29, 30, 32, and 32 in Figure 3. Extracted Stop Mode Adders from the Supply Current table and created a Separate table for the data (See Table 10). Added missing power consumption parameters in Supply Current Characteristics (Table 9).
4	07/21/2009	Completed all the TBDs. Changed V <sub>DDAD</sub> to V <sub>DDA</sub> , V <sub>SSAD</sub> to V <sub>SSA</sub> , I <sub>DDAD</sub> to I <sub>DDA</sub> . Corrected the data in the Table 8, and added II <sub>InT</sub> I. Completed the Figure in the Section 3.6, "DC Characteristics." Corrected RI <sub>DD</sub> in FEI mode with all modules on, WI <sub>DD</sub> at 8 MHz, FEI mode with all modules off, S2I <sub>DD</sub> , S3I <sub>DD</sub> ; added ApS3I <sub>DD</sub> in the Table 9. Corrected E <sub>TUE</sub> , DNL, INL, E <sub>ZS</sub> , E <sub>FS</sub> , E <sub>Q</sub> , and E <sub>IL</sub> in the Table 18.
5	10/13/2009	Updated $R_{PU}/R_{PD}$ data in the Table 8. Added Figure 5.
6	10/27/2010	Changed the Max. of $R_{PU}/R_{PD}$ at PTA[4:5], PTD[0:77] and PTE[0:7] to 69.5 k $\Omega$ in the Table 8.
7	1/23/2013	Updated II <sub>In</sub> I in the Table 8.



# **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

#### Reference Manual (MC9S08LL16RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



Devices in the MC9S08LL16 Series

# 1 Devices in the MC9S08LL16 Series

Table 1 summarizes the feature set available in the MC9S08LL16 series of MCUs.

### Table 1. MC9S08LL16 Series Features by MCU and Package

Feature	MC9S0	)8LL16	MC9S08LL8
Package	64-pin LQFP	48-pin QFN/LQFP	48-pin QFN/LQFP
FLASH		16,384 (Dual 8K Arrays)	
RAM	2080	2080	2080
ACMP	yes	yes	yes
ADC	8-ch	8-ch	8-ch
IIC	yes	yes	yes
IRQ	yes	yes	yes
KBI	8	8	8
SCI	yes	yes	yes
SPI	yes	yes	yes
TPM1	2-ch	2-ch	2-ch
TPM2	2-ch	-	-
TOD	Yes	Yes	Yes
LCD	8x24 4x28	8x16 4x20	8x16 4x20
I/O pins <sup>1</sup>	38	31	31

<sup>1</sup> I/O does not include two output-only port pins.

The block diagram in Figure 1 shows the structure of the MC9S08LL16 series MCU.



#### **Devices in the MC9S08LL16 Series**



Figure 1. MC9S08LL16 Series Block Diagram



**Pin Assignments** 

# 2 Pin Assignments

This section shows the pin assignments for the MC9S08LL16 series devices.



Note:  $V_{REFH}/V_{REFL}$  are internally connected to  $V_{DDA}/V_{SSA}$ .

### Figure 2. MC9S08LL16 Series in 64-pin LQFP Package





Note: V<sub>REFH</sub>/V<sub>REFL</sub> are internally connected to V<sub>DDA</sub>/V<sub>SSA</sub>

#### Figure 3. MC9S08LL16 Series in 48-Pin QFN/LQFP Packages



**Pin Assignments** 

			>	Lowest Priority	> Hignest	
64	48	Port Pin	Alt 1	Alt 2	Alt3	Alt4
1	47	PTE1	LCD9			
2	48	PTE0	LCD8			
3	1	PTD7	LCD7			
4	2	PTD6	LCD6			
5	3	PTD5	LCD5			
6	4	PTD4	LCD4			
7	5	PTD3	LCD3			
8	6	PTD2	LCD2			
9	7	PTD1	LCD1			
10	8	PTD0	LCD0			
11	9		V <sub>cap1</sub>			
12	10		V <sub>cap2</sub>			
13	11		V <sub>LL1</sub>			
14	12		V <sub>LL2</sub>			
15	13		V <sub>LL3</sub>			
16	_		V <sub>LCD</sub>			
17	14	PTA6	KBIP6	ADP6	ACMP+	
18	15	PTA7	KBIP7	ADP7	ACMP-	
					V <sub>SSA</sub>	
19	16				V <sub>REFL</sub>	
					V <sub>REFH</sub>	
20	17				V <sub>DDA</sub>	
21	18	PTB0		EXTAL		
22	19	PTB1		XTAL		
23	20				V <sub>DD</sub>	
24	21				V <sub>SS</sub>	
25	22	PTB2	RESET		- 35	
26		PTB3				
27	_	PTB4		MISO	SDA	
28		PTB5		MOSI	SCL	
29	_	PTB6		SPSCK		
30		PTB7		SS		
31	23	PTC0		RxD		
32	23	PTC1		TxD		
33	24	PTC2		TPM1CH0		
34	26	PTC3		TPM1CH1		
35 35		PTC4		TPM2CH0		
		PTC5		TPM2CH0		
36			ACMPO	BKGD	MS	
37	27	PTC6 PTC7	ACIVIPU	IRQ	TCLK	
38 39	28 29	PTA0	KBIP0		<u>SS</u>	ADP0

### Table 2. Pin Availability by Package Pin-Count



< Lowest Priority> Highest						
64	48	Port Pin	Alt 1	Alt 2	Alt3	Alt4
40	30	PTA1	KBIP1		SPSCK	ADP1
41	31	PTA2	KBIP2	SDA	MISO	ADP2
42	32	PTA3	KBIP3	SCL	MOSI	ADP3
43	33	PTA4	KBIP4	ADP4	LCD31	
44	34	PTA5	KBIP5	ADP5	LCD30	
45	35		LCD29			
46	36		LCD28			
47	37		LCD27			
48	38		LCD26			
49	39		LCD25			
50	40		LCD24			
51	_		LCD23			
52	_		LCD22			
53	_		LCD21			
54	_		LCD20			
55			LCD19			
56			LCD18			
57			LCD17			
58			LCD16			
59	41	PTE7	LCD15			
60	42	PTE6	LCD14			
61	43	PTE5	LCD13			
62	44	PTE4	LCD12		ĺ	
63	45	PTE3	LCD11			
64	46	PTE2	LCD10			

Table 2. Pin Availability by Package Pin-Count (continued)
--

### 3.1 Introduction

This section contains electrical and timing specifications for the MC9S08LL16 series of microcontrollers available at the time of publication.

### 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:



Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### **Table 3. Parameter Classifications**

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to 3.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	Ι <sub>D</sub>	± 25	mA
Storage temperature range	T <sub>stg</sub>	–55 to 150	°C

Table 4	4. Absolute	Maximum	Ratings

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $^2$  All functional non-supply pins, except for PTB2 are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



### 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> 40 to 85	°C
Maximum junction temperature	Т <sub>ЈМ</sub>	95	°C
Thermal resistance Single-layer board			
64-pin LQFP		72	
48-pin QFN	$\theta_{JA}$	84	°C/W
48-pin LQFP		81	
Thermal resistance Four-layer board			
64-pin LQFP		54	
48-pin QFN	$\theta_{JA}$	30	°C/W
48-pin LQFP		57	

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 3-1

where:

 $T_A$  = Ambient temperature, °C  $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W  $P_D = P_{int} + P_{I/O}$   $P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power  $P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 3-2

Solving Equation 3-1 and Equation 3-2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2 \qquad \qquad Eqn. 3-3$$



where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 3-1 and Equation 3-2 iteratively for any value of  $T_A$ .

### 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body Model     Storage capacitance     C     100       Number of pulses per pin     —     3       Series resistance     B1     0	100	pF		
	Number of pulses per pin	—	3	
Charge	Series resistance	R1	0	Ω
Device	Storage capacitance	С	200	pF
Model	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		-2.5	V
Laton-up	Maximum input voltage limit		7.5	V

Table 6. ESD and Latch-up Test Conditions

Table 7. ESD and Latch-Up Protection Characteristics

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	±2000	_	V
2	Charge device model (CDM)	V <sub>CDM</sub>	±500	—	V
3	Latch-up current at $T_A = 85^{\circ}C$	I <sub>LAT</sub>	±100	—	mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.



# 3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Num	С	C	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
1		Operating volta	ige			1.8		3.6	V
	С	Output high	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7] <sup>2</sup> , low-drive strength		V <sub>DD</sub> >1.8 V I <sub>Load</sub> = -0.6 mA	V <sub>DD</sub> – 0.5	_	_	
2	Ρ	Output high voltage	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7] <sup>2</sup> ,	V <sub>OH</sub>	V <sub>DD</sub> > 2.7 V I <sub>Load</sub> = -10 mA	V <sub>DD</sub> – 0.5	_	_	V
	С		high-drive strength	1	V <sub>DD</sub> > 1.8 V I <sub>Load</sub> = -3 mA	V <sub>DD</sub> – 0.5	_	_	
	С	Outersthick	PTA[4:5], PTD[0:7], PTE[0:7], low-drive strength		$V_{DD} > 1.8 V$ $I_{Load} = -0.5 mA$	V <sub>DD</sub> – 0.5	_	_	
3	Ρ	Output high voltage	PTA[4:5], PTD[0:7], PTE[0:7],	V <sub>OH</sub>	$V_{DD} > 2.7 V$ $I_{Load} = -3 mA$	V <sub>DD</sub> – 0.5	_	_	V
	С		high-drive strength		V <sub>DD</sub> > 1.8 V I <sub>Load</sub> = -1 mA	V <sub>DD</sub> – 0.5	—	—	
4	D	Output high current	Max total I <sub>OH</sub> for all ports	I <sub>OHT</sub>		—	_	100	mA
	с	O de adam	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7], low-drive strength		V <sub>DD</sub> >1.8 V I <sub>Load</sub> = 0.6 mA	_	_	0.5	
5	Ρ	Output low voltage	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7],	V <sub>OL</sub>	V <sub>DD</sub> > 2.7 V I <sub>Load</sub> = 10 mA	_	_	0.5	V
	С		high-drive strength		V <sub>DD</sub> > 1.8 V I <sub>Load</sub> = 3 mA	_	_	0.5	
	С	O de adam	PTA[4:5], PTD[0:7], PTE[0:7], low-drive strength		V <sub>DD</sub> > 1.8 V I <sub>Load</sub> = 0.5 mA	_	_	0.5	
6	Ρ	Output low voltage	PTA[4:5], PTD[0:7], PTE[0:7],	V <sub>OL</sub>	V <sub>DD</sub> > 2.7 V I <sub>Load</sub> = 3 mA	—	_	0.5	V
	С		high-drive strength		V <sub>DD</sub> > 1.8 V I <sub>Load</sub> = 1 mA	—	_	0.5	
7	D	Output low current	Max total I <sub>OL</sub> for all ports	I <sub>OLT</sub>		_	_	100	mA
8	P C	Input high voltage	all digital inputs	V <sub>IH</sub>	V <sub>DD</sub> > 2.7 V V <sub>DD</sub> > 1.8 V	$\begin{array}{c} 0.70 \times V_{DD} \\ 0.85 \times V_{DD} \end{array}$	_		
	P	Input low	all digital inputs		V <sub>DD</sub> > 2.7 V	—	_	0.35 x V <sub>DD</sub>	V
9	С	voltage		V <sub>IL</sub>	$V_{DD}$ > 1.8 V	—	_	0.30 x V <sub>DD</sub>	
10	С	Input hysteresis	all digital inputs	V <sub>hys</sub>		$0.06 \times V_{DD}$		_	mV

### **Table 8. DC Characteristics**



Num	С	C	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
			all input only pins except for		$V_{In} = V_{DD}$		0.025	1	μA
11	Р	Input leakage	LCD only pins (LCD 16-29)	ll <sub>In</sub> l	$V_{In} = V_{SS}$	—	0.025	1	μA
		current	LCD only pins (LCD 16-29)		$V_{In} = V_{DD}$		100	150	μA
			,		$V_{In} = V_{SS}$		0.025	1	μA
12	Ρ	Hi-Z (off-state) leakage current	all input/output (per pin)	I <sub>OZ</sub>	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	0.025	1	μΑ
13	Ρ	Total leakage current <sup>3</sup>	Total leakage current for all pins	I <sub>InT</sub>	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	—	2	μA
14	Ρ	Pullup, pulldown	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7]	R <sub>PU,</sub>	_	17 5	17.5 —	52.5	- kΩ
14	14 P	resistors when enabled	PTA[4:5], PTD[0:7], PTE[0:7]	R <sub>PD</sub>		17.0		69.5	132
		DC injection	Single pin limit			-0.2	—	0.2	mA
15	D	current <sup>4, 5, 6</sup>	Total MCU limit, includes sum of all stressed pins	I <sub>IC</sub>	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	_	5	mA
16	С	Input capacitar	nce, all pins	C <sub>In</sub>				8	pF
17	С	RAM retention	voltage	V <sub>RAM</sub>		_	0.6	1.0	V
18	С	POR re-arm vo	ltage <sup>7</sup>	V <sub>POR</sub>		0.9	1.4	2.0	V
19	D	POR re-arm tin	ne	t <sub>POR</sub>		10		_	μs
20	Ρ	Low-voltage de	etection threshold	V <sub>LVD</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising	1.80 1.88	1.84 1.92	1.88 1.96	V
21	Ρ	Low-voltage wa	arning threshold	V <sub>LVW</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising	2.08	2.14	2.2	V
22	Ρ	Low-voltage inf	nibit reset/recover hysteresis	V <sub>hys</sub>			80		mV
23	Ρ	Bandgap volta	ge reference <sup>8</sup>	V <sub>BG</sub>		1.15	1.17	1.18	V

#### Table 8. DC Characteristics (continued)

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested

<sup>2</sup> All I/O pins except for LCD pins in open drain mode.

<sup>3</sup> Total leakage current is the sum value for all GPIO pins. This leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250 nA.

 $^4$  All functional non-supply pins, except for PTB2 are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

<sup>5</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>6</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>7</sup> POR will occur below the minimum voltage.

 $^8\,$  Factory trimmed at V\_DD = 3.0 V, Temp = 25 °C.





### **PULLUP RESISTOR TYPICALS - Non LCD Pins**

**PULLDOWN RESISTOR TYPICALS - Non LCD Pins** 



Figure 4. Non-LCD pins I/O Pullup and Pulldown Typical Resistor Values ( $V_{DD}$  = 3.0 V)





Figure 5. LCD/GPIO Pins I/O Pullup/Pulldown Typical Resistor Values





Typical VOL vs IOL at VDD = 3V Low Drive (PTxDSN = 0) - Non LCD Pins

Typical VOL vs VDD Low Drive (PTxDSN = 0) - Non LCD Pins









Typical VOL vs IOL at VDD = 3V High Drive (PTxDSN = 1) - Non LCD Pins

Typical VOL ∨s VDD High Drive (PTxDSN = 1) - Non LCD Pins









Typical VDD - VOH VS IOH at VDD = 3.0VLow Drive (PTxDSN = 0) - Non LCD Pins













TYPICAL VDD - VOH VS IOH at VDD = 3.0V High Drive (PTxDSN = 1) - Non LCD Pins

Figure 9. Typical High-Side (Source) Characteristics(Non-LCD Pins) — High Drive (PTxDSn = 1)





TYPICAL VOL VS IOL at VDD = 3.0V

TYPICAL VOL VS VDD Low Drive (PTxDSN = 0) - LCD/GPIO pins



Figure 10. Typical Low-Side Driver (Sink) Characteristics (LCD/GPIO Pins) – Low Drive (PTxDSn = 0)



1.20 85°C 70°C 1.00 50°C ·25°C 0.80 - -40°C VOL (V) 0.60 0.40 0.20 0.00 5.0 0.0 10.0 15.0 20.0 IOL (mA)

VOL VS IOL at VDD = 3.0V High Drive (PTxDSN = 1) - LCD/GPIO pins

TYPICAL VOL VS VDD High Drive (PTxDSN = 1) - LCD/GPIO pins



Figure 11. Typical Low-Side Driver (Sink) Characteristics(LCD/GPIO Pins) — High Drive (PTxDSn = 1)





VDD - VOH VS IOH at VDD = 3.0V Low Drive (PTxDSN = 0) - LCD/GPIO pins

TYPICAL VDD - VOH VS VDD at SPEC IOH Low Drive (PTxDSN = 0) - LCD Pins









VDD - VOH VS IOH at VDD = 3.0V High Drive (PTxDSN = 1) - LCD/GPIO pins

VOH - VDD VS VDD at SPEC IOH High Drive (PTxDSN = 1) - LCD Pins







# 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Num	с	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)	
1	Р	Run supply current	ы	8 MHz		4.2	5.7	mA	–40 to 85 °C	
I	Т	FEI mode, all modules on	RI <sub>DD</sub>	1 MHz	3	1	1.52		-40 10 85 °C	
2	Т	Run supply current	RI <sub>DD</sub>	10 MHz		3.60	—	mA	–40 to 85 °C	
2	Т	FEI mode, all modules off	DD	1 MHz	3	0.50	—		-401005 0	
3	Т	Run supply current	RI <sub>DD</sub>	16 kHz FBILP	3	165 —		μA	–40 to 85 °C	
0	Т	LPRS=0, all modules off	טטיייי	16 kHz FBELP	0	105	—	μπ	+0 10 00 0	
4	Т	Run supply current LPRS=1, all modules off; running	RI <sub>DD</sub>	16 kHz FBILP	3	77	—	μA	–40 to 85 °C	
-	т	from Flash	מסייי	16 kHz FBELP	3	21	—	μΑ	-+0 10 03 0	
5	т	Run supply current LPRS=1, all modules off; running	RI <sub>DD</sub>	16 kHz FBILP	0	3	77	7 —	μA	–40 to 85 °C
5	т	from RAM	DD	16 kHz FBELP	5	7.3	_	μΑ	-40 10 85 0	
6	Р	Wait mode supply current	WI <sub>DD</sub>	8 MHz	3	1.4	3.5	mA	–40 to 85 °C	
0	С	FEI mode, all modules off	VV DD	1 MHz	5	0.8	1.15			
7	Т	Wait mode supply current LPRS = 1, all modules off	WI <sub>DD</sub>	16 kHz FBELP	3	1.3	—	μA	–40 to 85 °C	
						350	930		–40 to 25 °C	
	Р			n/a	3	1000	—		50 °C	
				11/04	Ű	2500	4000		70 °C	
8		Stop2 mode supply current	S2I <sub>DD</sub>			5100	—	nA	85 °C	
						250	—		–40 to 25 °C	
	С			n/a	2	2000	—		70 °C	
						4000	—		85 °C	
						400	1030		–40 to 25 °C	
	Р			n/a	3	1300	—	-	50 °C	
		Stop3 mode supply current				4000	6000		70 °C	
9		No clocks active	S3I <sub>DD</sub>			8000	—	nA	85 °C	
	_					350	—		–40 to 25 °C	
	С			n/a	2	3000	—		70 °C	
						6000	—		85 °C	

### Table 9. Supply Current Characteristics



Num	с	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)
10	с	Application Stop3 mode supply current <sup>2</sup>	ApS3I <sub>DD</sub>	n/a	3	6.1	_	μA	25 °C
11	С	Application Stop3 mode supply current <sup>2</sup>	ApS3I <sub>DD</sub>	n/a	3	7.5	_	μA	50 °C

Table 9. Supply Current Characteristics (continued)

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested.

<sup>2</sup> 32 kHz crystal enabled in low power mode. TOD module enabled. V<sub>IREG</sub> enabled for 3 V LCD glass 500pf 8x24 LCD glass at 32 Hz frame rate with LCD Charge pump clock set to low setting and every other segment "on."

Num	<b>c</b>	C Parameter	Condition		Tempera	ture (°C)		Units
Num	C	Parameter	Condition	-40	25	70	85	Units
1	Т	LPO		100	100	150	175	nA
2	Т	ERREFSTEN	RANGE = HGO = 0	250	360	400	460	nA
3	Т	IREFSTEN <sup>1</sup>		63	70	77	81	μA
4	Т	TOD	Does not include clock source current	50	50	75	100	nA
5	Т	LVD <sup>1</sup>	LVDSE = 1	110	110	112	115	μA
6	Т	ACMP <sup>1</sup>	Not using the bandgap (BGBE = 0)	12	12	20	23	μA
7	т	ADC <sup>1</sup>	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	95	101	120	μA
8	т	LCD	VIREG enabled for Contrast control, 1/8 Duty cycle, 8x24 configuration for driving 192 Segments, 32Hz frame rate, No LCD glass connected.	1	1	4.2	12	μA

#### Table 10. Stop Mode Adders

<sup>1</sup> Not available in stop2 mode.



### 3.8 External Oscillator (XOSCVLP) Characteristics

Refer to Figure 14 and Figure 15 for crystal or resonator circuits.

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f <sub>lo</sub> f <sub>hi</sub> f <sub>hi</sub>	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C <sub>1,</sub> C <sub>2</sub>		See No See No		
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) <sup>2</sup> Low range, high gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)	R <sub>F</sub>		— 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup> Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) $\geq 8$ MHz 4 MHz 1 MHz	R <sub>S</sub>		 100 0 0 0 0	  0 10 20	kΩ
5	С	Crystal start-up time <sup>4</sup> Low range, low power Low range, high gain High range, low power High range, high gain	<sup>t</sup> CSTL t	 	600 400 5 15	 	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f <sub>extal</sub>	0.03125 0	_	20 20	MHz MHz

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

<sup>2</sup> Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE=HGO=0.

<sup>3</sup> See crystal or resonator manufacturer's recommendation.

<sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.





Figure 14. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain



#### Figure 15. Typical Crystal or Resonator Circuit: Low Range/Low Power

### 3.9 Internal Clock Source (ICS) Characteristics

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	Ρ	Average internal reference frequency — factory trimmed at VDD = 3.6 V and temperature = 25 °C	f <sub>int_ft</sub>	_	32.768	_	kHz
2	Ρ	Average internal reference frequency - trimmed	f <sub>int_t</sub>	31.25	_	39.063	kHz
3	Т	Internal reference start-up time	t <sub>IRST</sub>	_	_	6	μs
4	Ρ	DCO output frequency range - untrimmed	f <sub>dco_ut</sub>	12.8	16.8	21.33	MHz
5	Ρ	DCO output frequency range - trimmed	f <sub>dco_t</sub>	16	_	20	MHz
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco\_res\_t}$	_	±0.1	±0.2	%f <sub>dco</sub>
7	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco\_res\_t}$	_	±0.2	±0.4	%f <sub>dco</sub>
8	С	Total deviation from trimmed DCO output frequency over voltage and temperature	$\Delta f_{dco_t}$		+ 0.5 -1.0	±2	%f <sub>dco</sub>

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)



Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
9	С	Total deviation from trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	$\Delta f_{dco_t}$	_	±0.5	±1	%f <sub>dco</sub>
10	С	FLL acquisition time <sup>2</sup>	t <sub>Acquire</sub>	_	—	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>3</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>3</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{Bus}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in the crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.



#### Deviation of DCO Output from Trimmed Frequency

Figure 16. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)



## 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 3.10.1 Control Timing

Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	D	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	dc		10	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700		1300	μs
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	_	—	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	$34 \times t_{\text{cyc}}$		—	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	_	_	μs
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_		ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_	_	ns
9	С	Port rise and fall time — Non-LCD Pins Low output drive (PTxDS = 0) (load = 50 pF) <sup>5, 6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		16 23		ns
		Port rise and fall time — Non-LCD Pins High output drive (PTxDS = 1) (load = 50 pF) <sup>5, 6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		5 9		ns
10	С	Voltage Regulator Recovery time	t <sub>VRR</sub>	—	6	10	us

### Table 13. Control Timing

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 3.0 V, 25 °C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

 $^3$  To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.

<sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.

 $^5$  Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range –40 °C to 85 °C.

<sup>6</sup> Except for LCD pins in Open Drain mode.





Figure 18. IRQ/KBIPx Timing

### 3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	—	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	—	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	—	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	—	t <sub>cyc</sub>

Table 14. TP Input Timing



Figure 19. Timer External Clock





Figure 20. Timer Input Capture Pulse

### 3.10.3 SPI Timing

Table 15 and Figure 21 through Figure 24 describe the timing requirements for the SPI system.

Table 15. SPI Timing

No.	С	Function	Symbol	Min	Мах	Unit
_	D	Operating frequency Master Slave	f <sub>op</sub>	f <sub>Bus</sub> /2048 0	f <sub>Bus</sub> /2 f <sub>Bus</sub> /4	Hz
1	D	SPSCK period Master Slave	t <sub>SPSCK</sub>	2 4	2048 —	t <sub>cyc</sub> t <sub>cyc</sub>
2	D	Enable lead time Master Slave	t <sub>Lead</sub>	1/2 1	—	t <sub>SPSCK</sub> t <sub>cyc</sub>
3	D	Enable lag time Master Slave	t <sub>Lag</sub>	1/2 1		t <sub>SPSCK</sub> t <sub>cyc</sub>
4	D	Clock (SPSCK) high or low time Master Slave	<sup>t</sup> wspsck	$t_{cyc} - 30$ $t_{cyc} - 30$	1024 t <sub>cyc</sub>	ns ns
5	D	Data setup time (inputs) Master Slave	t <sub>SU</sub>	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t <sub>HI</sub>	0 25		ns ns
7	D	Slave access time	t <sub>a</sub>	_	1	t <sub>cyc</sub>
8	D	Slave MISO disable time	t <sub>dis</sub>	_	1	t <sub>cyc</sub>
9	D	Data valid (after SPSCK edge) Master Slave	t <sub>v</sub>	—	25 25	ns ns



No.	С	Function	Symbol	Min	Max	Unit
(10)	D	Data hold time (outputs) Master Slave	t <sub>HO</sub>	0 0	_	ns ns
(1)	D	Rise time Input Output	t <sub>RI</sub> t <sub>RO</sub>		t <sub>cyc</sub> – 25 25	ns ns
(12)	D	Fall time Input Output	t <sub>FI</sub> t <sub>FO</sub>		t <sub>cyc</sub> – 25 25	ns ns

Table 15. SPI Timing (continued)



NOTES:

1. SS output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.







NOTES:

1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 22. SPI Master Timing (CPHA =1)



NOTE:

1. Not defined but normally MSB of character just received.

Figure 23. SPI Slave Timing (CPHA = 0)





#### NOTE:

1. Not defined but normally LSB of character just received.

#### Figure 24. SPI Slave Timing (CPHA = 1)

### 3.11 Analog Comparator (ACMP) Electricals

Table 16. Analog Comparator Electrical Specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V <sub>DD</sub>	1.8	_	3.6	V
С	Supply current (active)	I <sub>DDAC</sub>	_	20	35	μA
D	Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> – 0.3	_	V <sub>DD</sub>	V
Р	Analog input offset voltage	V <sub>AIO</sub>		20	40	mV
С	Analog comparator hysteresis	V <sub>H</sub>	3.0	9.0	15.0	mV
Р	Analog input leakage current	I <sub>ALKG</sub>	_	_	1.0	μA
С	Analog comparator initialization delay	t <sub>AINIT</sub>			1.0	μS

## 3.12 ADC Characteristics

Table 17. 12-bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	$V_{DDA}$	1.8	_	3.6	V	
Supply voltage	Delta to $V_{DD} (V_{DD} - V_{DDA})^2$	$\Delta V_{DDA}$	-100	0	100	mV	
Ground voltage	Delta to $V_{SS}  (V_{SS}  V_{SSA})^2$	$\Delta V_{SSA}$	-100	0	100	mV	



Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Ref Voltage High		V <sub>REFH</sub>	1.8	V <sub>DDA</sub>	V <sub>DDA</sub>	V	
Input Voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	—	V <sub>REFH</sub>	V	
Input Capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input Resistance		R <sub>ADIN</sub>	_	5	7	kΩ	
	12-bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz				2 5	kΩ	External to MCU
Analog Source Resistance	10-bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>	_	_	5 10		
	8-bit mode (all valid f <sub>ADCK</sub> )		_	_	10		
ADC	High speed (ADLPC = 0)		0.4	—	8.0		
Conversion Clock Freq.	Low power (ADLPC = 1)	f <sub>ADCK</sub>	0.4	—	4.0	MHz	

#### Table 17. 12-bit ADC Operating Conditions

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.



Figure 25. ADC Input Impedance Equivalency Diagram



\_\_\_\_\_

**Electrical Characteristics** 

с	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
		Conultions	Symp		тур	IVIAX	Unit	Comment
Т	Supply Current ADLPC=1 ADLSMP=1 ADCO=1		I <sub>DDA</sub>	_	120	_	μA	
Т	Supply Current ADLPC=1 ADLSMP=0 ADCO=1		I <sub>DDA</sub>	_	200	_	μA	
т	Supply Current ADLPC=0 ADLSMP=1 ADCO=1		I <sub>DDA</sub>	_	290	_	μA	
Р	Supply Current ADLPC=0 ADLSMP=0 ADCO=1		I <sub>DDA</sub>	_	0.53	1	mA	
Р	ADC	High Speed (ADLPC=0)	4	2	3.3	5		t <sub>ADACK</sub> =
С	Asynchronous Clock Source	Low Power (ADLPC=1)	f <sub>ADACK</sub>	1.25	2	3.3	MHz	1/f <sub>ADACK</sub>
Р	Conversion	Short Sample (ADLSMP=0)	t <sub>ADC</sub>	_	20		ADCK	See ADC chapter in the LL16
С	Time (Including sample time)	Long Sample (ADLSMP=1)		_	40	_	cycles	
Р		Short Sample (ADLSMP=0)		_	3.5	_	ADCK	Reference Manual for
С	Sample Time	Long Sample (ADLSMP=1)	t <sub>ADS</sub>	_	23.5	—	cycles	conversion time variances
Т		12-bit mode, 3.6>VDDA>2.7V		_	-1 to 3	–2.5 to 5.5		
	Total Unadjusted Error	12-bit mode, 2.7>VDDA>1.8V	E <sub>TUE</sub>	_	-1 to 3	–3.0 to 6.0	LSB <sup>2</sup>	Includes quantization
Р	EIIOI	10-bit mode		_	±1	±2.5		
Т		8-bit mode		_	±0.5	±1.0		
т	Differential	12-bit mode		_	±1	-1.5 to 2.0		
Р	Non-Linearity	10-bit mode <sup>3</sup>	DNL	_	±0.5	±1.0	LSB <sup>2</sup>	
Т		8-bit mode <sup>3</sup>		_	±0.3	±0.5		
Т	12-bit mode				±1.5	–2.5 to 1.0		
Р	Non-Linearity	10-bit mode	INL	_	±0.5	±1.0	LSB <sup>2</sup>	
Т		8-bit mode		_	±0.3	±0.5		



			NLIII					
С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Т		12-bit mode		_	±1.5	±2.5		
Р	Zero-Scale Error	10-bit mode	E <sub>ZS</sub>	-	±0.5	±1.5	LSB <sup>2</sup>	$V_{ADIN} = V_{SSA}$
Т		8-bit mode		-	±0.5	±0.5		
Т	Full-Scale	12-bit mode		_	±1	–3.5 to 1.0		V <sub>ADIN</sub> = V <sub>DDA</sub>
Р	Error	10-bit mode	E <sub>FS</sub>	_	±0.5	±1	LSB <sup>2</sup>	
Т		8-bit mode		_	±0.5	±0.5		
		12-bit mode	EQ	-	-1 to 0	—	LSB <sup>2</sup>	
D	Quantization Error	10-bit mode		_		±0.5		
		8-bit mode		-		±0.5		
		12-bit mode		-	±2	—		
D	Input Leakage Error	10-bit mode	E <sub>IL</sub>	-	±0.2	±4	LSB <sup>2</sup>	Pad leakage <sup>4</sup> * R <sub>AS</sub>
		8-bit mode		—	±0.1	±1.2		10
D	Temp Sensor	–40 °C to 25 °C	m	—	1.646	—	mV/°C	
	Slope	25 °C to 85 °C	111	—	1.769	—		
D	Temp Sensor Voltage	25 °C	V <sub>TEMP25</sub>		701.2	_	mV	

Table 18. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> 1 LSB =  $(V_{\text{REFH}} - V_{\text{REFL}})/2^N$ 

<sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.



#### **LCD Specifications** 3.13

С	Characteristic	Syı	nbol	Min	Тур	Max	Unit
D	LCD Supply Voltage	V	LCD	0.9	1.5	1.8	V
D	LCD Frame Frequency	f <sub>Fr</sub>	rame	28	30	58	Hz
D	LCD Charge Pump Capacitance	C	LCD		100	100	nF
D	LCD Bypass Capacitance	CB	YLCD		100	100	nF
D	LCD Glass Capacitance	Cç	glass		2000	8000	pF
D	V <sub>IREG</sub> HRe	Sel = 0 V <sub>I</sub>	REG	.89	1.00	1.15	v
	HRe	iSel = 1		1.49	1.67	1.85 <sup>1</sup>	v
D	VIREG TRIM Resolution	$\Delta_{R}$	TRIM	1.5			%
							VIREG
D	V <sub>IREG</sub> Ripple HRe	Sel = 0				0.1	v
	HRe	Sel = 1				0.15	v
D	V <sub>LCD</sub> Buffered Adder <sup>2</sup>	١ <sub>E</sub>	Buff		1		μA

#### Table 19. LCD Electricals, 3 V Glass

 $\frac{1}{V_{IREG}}$  Max can not exceed V<sub>DD</sub> - 0.15 V  $^{2}$  VSUPPLY = 10, BYPASS = 0

#### 3.14 **Flash Specifications**

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase -40°C to 85°C	V <sub>prog/erase</sub>	1.8		3.6	v
D	Supply voltage for read operation	V <sub>Read</sub>	1.8		3.6	V
D	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150		200	kHz
D	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5		6.67	μS
Р	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>		9		
Р	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>		4		t <sub>Fcyc</sub>
Р	Page erase time <sup>2</sup>	t <sub>Page</sub>			t <sub>Fcyc</sub>	
Р	Mass erase time <sup>2</sup>	t <sub>Mass</sub>		20,000		t <sub>Fcyc</sub>
D	Byte program current <sup>3</sup>	RI <sub>DDBP</sub>	—	4	—	mA
D	Page erase current <sup>3</sup>	RI <sub>DDPE</sub>	_	6	-	mA
С	Program/erase endurance <sup>4</sup> $T_L$ to $T_H = -40^{\circ}C$ to + 85°C $T = 25^{\circ}C$		10,000	100,000		cycles
С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100	—	years

### Table 20. Flash Characteristics

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 3.0$  V, bus frequency = 4.0 MHz.

<sup>4</sup> Typical endurance for FLASH was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.* 

### 3.15 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 3.15.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).



The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f <sub>OSC</sub> /f <sub>BUS</sub>	Level <sup>1</sup> (Max)	Unit
Radiated emissions, electric field	V <sub>RE_TEM</sub>	$V_{DD} = 3.3 V$ $T_A = 25 °C$ package type 64-pin LQFP	0.15 – 50 MHz	32 kHz crystal 10 MHz bus	-7	dBμV
			50 – 150 MHz		-9	
			150 – 500 MHz		-6	
			500 – 1000 MHz		-6	
			IEC Level		Ν	—
			SAE Level		1	—

Table 21. Radiated Emissions, Electric Field

<sup>1</sup> Data based on qualification test results.

# 4 Ordering Information

This section contains the ordering information and the device numbering system for the MC9S08LL16 Series.

### 4.1 Device Numbering System

Example of the device numbering system:



# 5 Package Information and Mechanical Drawings

Table 22 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9S08LL16 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 22, or
- Open a browser to the Freescale<sup>®</sup> website (http://www.freescale.com), and enter the appropriate document number (from Table 22) in the "Enter Keyword" search box at the top of the page.



### Package Information and Mechanical Drawings

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
64	Low Quad Flat Package	LQFP	LH	840F	98ASS23234W
48	Low Quad Flat Package	LQFP	LF	932	98ASH00962A
48	Quad Flat No-Leads	QFN	GT	1314	98ARH99048A

### Table 22. Package Descriptions



Package Information and Mechanical Drawings

#### How to Reach Us:

#### Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008-2013. All rights reserved.

MC9S08LL16 Rev. 7 1/2013