MOSFET – Power, Single, N-Channel, SO-8 FL 30 V, 147 A

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

• CPU Power Delivery, DC-DC Converters

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

	` 0			,	
Parai	Symbol	Value	Unit		
Drain-to-Source Voltag	Drain-to-Source Voltage				V
Gate-to-Source Voltag	V_{GS}	±20	V		
Continuous Drain		T _A = 25°C	I _D	29.1	Α
Current R _{θJA} (Note 1)		T _A = 100°C		18.4	
Power Dissipation $R_{\theta JA}$ (Note 1)		T _A = 25°C	P _D	2.72	W
Continuous Drain	1	T _A = 25°C	I _D	47.5	Α
Current R _{θJA} ≤ 10 s (Note 1)		T _A = 100°C		30.0	
Power Dissipation $R_{\theta JA} \le 10 \text{ s (Note 1)}$	Steady	T _A = 25°C	P _D	7.23	W
Continuous Drain	State	T _A = 25°C	I _D	17.1	Α
Current $R_{\theta JA}$ (Note 2)		T _A = 100°C		10.8	
Power Dissipation $R_{\theta JA}$ (Note 2)		T _A = 25°C	P _D	0.93	W
Continuous Drain	1	T _C = 25°C	I _D	147	Α
Current R _{θJC} (Note 1)		T _C =100°C	1	93	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	P _D	69.44	W
Pulsed Drain Current	$T_A = 25^{\circ}$	C, t _p = 10 μs	I _{DM}	442	Α
Current Limited by Pac	Current Limited by Package T _A = 25°C				Α
Operating Junction and	T _J , T _{STG}	–55 to +150	°C		
Source Current (Body I	I _S	68	Α		
Drain to Source DV/DT	dV/d _t	6	V/ns		
Single Pulse Drain-to-Source Avalanche Energy T_J = 25°C, V_{DD} = 24 V, V_{GS} = 10 V, I_L = 37 A_{pk} , L = 0.3 mH, R_G = 25 Ω			E _{AS}	205	mJ
Lead Temperature for S (1/8" from case for 10 s	T _L	260	°C		


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	2.0 mΩ @ 10 V	1.47.0
30 V	3.0 mΩ @ 4.5 V	147 A







A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFS4934NT1G	SO-8 FL (Pb-Free)	1500 / Tape & Reel
NTMFS4934NT3G	SO-8 FL (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

1. 2.	Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu. Surface-mounted on FR4 board using the minimum recommended pad size.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Junction-to-Case (Drain)	$R_{ heta JC}$	1.8		
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	46.0 °C/W		
Junction-to-Ambient - Steady State (Note 4)	$R_{\theta JA}$	134.2	-C/VV	
Junction-to-Ambient – (t ≤ 10 s) (Note 3)	$R_{\theta JA}$	17.3		

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•			•		•	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				15.2		mV/°C
Zero Gate Voltage Drain Current	I _{DSS} V _{GS} = 0 V,		T _J = 25°C			1.0	1
		$V_{DS} = 24 \text{ V}$	T _J = 125°C			10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	_S = ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= 250 μA	1.2	1.6	2.2	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				4.6		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A		1.52	2.0	- mΩ
			I _D = 15 A		1.52		
		V _{GS} = 4.5 V	I _D = 30 A		2.2	3.0	
			I _D = 15 A		2.2		1
Forward Transconductance	9FS	V _{DS} = 1.5 V, I _D = 15 A			80		S
CHARGES, CAPACITANCES & GATE RESIS	TANCE						
Input Capacitance	C _{ISS}				5505		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 15 V			2355		pF
Reverse Transfer Capacitance	C _{RSS}				90		1
Total Gate Charge	Q _{G(TOT)}				34		
Threshold Gate Charge	Q _{G(TH)}	V 45.V.V	45.77.1 00.4		3.8		
Gate-to-Source Charge	Q_{GS}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 30 \text{ A}$			13.9		nC
Gate-to-Drain Charge	Q_{GD}				8.1		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 15 V; I _D = 30 A			76.5		nC
SWITCHING CHARACTERISTICS (Note 6)						•	
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 4.5 V, V_{DS} = 15 V, I_{D} = 15 A, R_{G} = 3.0 Ω			20.0		ns
Rise Time	t _r				36.2		
Turn-Off Delay Time	t _{d(OFF)}				39.3		
Fall Time	t _f				9.4		1

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.


^{5.} Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Cond	Test Condition		Тур	Max	Unit
SWITCHING CHARACTERISTICS (N	ote 6)			•			
Turn-On Delay Time	t _{d(ON)}				13.2		- ns
Rise Time	t _r	V _{GS} = 10 V, V _{DS} = 1	V_{GS} = 10 V, V_{DS} = 15 V, I_D = 15 A, R_G = 3.0 Ω		33.3		
Turn-Off Delay Time	t _{d(OFF)}	$R_G = 3.0$			49.7		
Fall Time	t _f	1			7.8		
DRAIN-SOURCE DIODE CHARACTI	ERISTICS	•					
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	$V_{GS} = 0 \text{ V}.$ $T_J = 25^{\circ}\text{C}$		0.79	1.0	
		$V_{GS} = 0 \text{ V},$ $I_{S} = 30 \text{ A}$	T _J = 125°C		0.66		\ \
Reverse Recovery Time	t _{RR}	•			59.1		ns
Charge Time	t _a	$V_{GS} = 0 \text{ V, dIS/di}$	Vos = 0 V. dIS/dt = 100 A/us.		28.3		
Discharge Time	t _b	V_{GS} = 0 V, dIS/dt = 100 A/ μ s, I_S = 30 A			30.8		
Reverse Recovery Charge	Q_{RR}				70		nC
PACKAGE PARASITIC VALUES	_						
Source Inductance	L _S				1.00		nΗ
Drain Inductance	L _D	T _A = 25°C			0.005		nΗ
Gate Inductance	L _G				1.84		nΗ
Gate Resistance	R _G				0.80		Ω

^{5.} Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



vs. Voltage

Temperature

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current





Figure 11. Maximum Rated Forward Biased Safe Operating Area



T_J, STARTING JUNCTION TEMPERATURE (°C)

Figure 12. Maximum Avalanche Energy vs.
Starting Junction Temperature

TYPICAL CHARACTERISTICS




Figure 13. Thermal Response




Figure 14. GFS vs. I_D

2 X





DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

DATE 25 JUN 2018

NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETER. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.33	0.41	0.51	
С	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
E	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
е		1.27 BSC	;	
G	0.51	0.575	0.71	
K	1.20	1.35	1.50	
L	0.51	0.575	0.71	
L1	0.125 REF			
М	3.00	3.40	3.80	
θ	0 °		12 °	

GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code

= Lot Traceability

= Assembly Location Α

Υ = Year W = Work Week

ZZ

3.200


1.330

1.270 **PITCH**

DIMENSIONS: MILLIMETERS

4.530

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.



2X

0.495

2X

0.475

2X 0.905

A

0.965

1.000

4X 0.750 →

0.20 C

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

RECOMMENDED

SOLDERING FOOTPRINT*

2X

1.530

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON14036D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DFN5 5x6, 1.27P (SO-8FL) **PAGE 1 OF 1**

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

E2

D2

BOTTOM VIEW

STYLE 2:

PIN 1. ANODE 2. ANODE 3. ANODE 4. NO CONNECT

5. CATHODE

G

PIN 5

(EXPOSED PAD)

STYLE 1:

PIN 1. SOURCE 2. SOURCE 3. SOURCE

4. GATE

5. DRAIN

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales